Thermal effects of die-attach voids location and style on performance of chip level package