COMEDI: Combinatorial Election of Diagnostic Vectors From Detection Test Sets for Logic Circuits

Although the modern automatic test pattern generation (ATPG) tools can efficiently produce near-optimal test sets with high fault-coverage for a circuit-under-test, a diagnostic test set (DTS), which is needed for fault localization, is much more challenging to construct. The DTS is used to analyze the responses of failing chips during manufacturing test for the purpose of identifying the root cause of observed errors. In this paper, a novel technique for selecting a powerful DTS for stuck-at faults from a pool of ATPG detection vectors is proposed. Unlike existing methods, this technique does not use any diagnostic test generation, circuit modification, or miter-based approach. It constructs a combinatorial cover of the pool to determine a test set with high diagnostic coverage (DC). Two variants of the covering algorithm are proposed based on this technique. The experimental results on several combinational and scan-based benchmark circuits demonstrate the effectiveness of our method in terms of the size of the DTS, DC, and CPU time.

[1]  Irith Pomeranz.  OBO: An Output-by-Output Scoring Algorithm for Fault Diagnosis , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[2]  Yu Hu,et al.  Substantial Fault Pair At-a-Time (SFPAT): An Automatic Diagnostic Pattern Generation Method , 2010, 2010 19th IEEE Asian Test Symposium.

[3]  Sudhakar M. Reddy,et al.  Diagnosis of Multiple Faults Based on Fault-Tuple Equivalence Tree , 2011, 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems.

[4]  Irith Pomeranz,et al.  Equivalence and Dominance Relations Between Fault Pairs and Their Use in Fault Pair Collapsing for Fault Diagnosis , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[5]  Dong Sam Ha,et al.  HOPE: an efficient parallel fault simulator for synchronous sequential circuits , 1992, DAC '92.

[6]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[7]  Yu Zhang,et al.  A diagnostic test generation system , 2010, 2010 IEEE International Test Conference.

[8]  Sudhakar M. Reddy,et al.  Improving diagnosis resolution of a fault detection test set , 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS).

[9]  Vishwani D. Agrawal,et al.  Exclusive test and its applications to fault diagnosis , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[10]  Vishwani D. Agrawal,et al.  Defect Diagnosis of Digital Circuits Using Surrogate Faults , 2013, VDAT.

[11]  Sreejit Chakravarty,et al.  On adaptive diagnostic test generation , 1995 .

[12]  Vishwani D. Agrawal,et al.  Fault collapsing via functional dominance , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[13]  Rohit Kapur,et al.  Framework for Multiple-Fault Diagnosis Based on Multiple Fault Simulation Using Particle Swarm Optimization , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  R. D. Blanton,et al.  An Effective and Flexible Multiple Defect Diagnosis Methodology Using Error Propagation Analysis , 2008, 2008 IEEE International Test Conference.

[15]  Magdy S. Abadir,et al.  Fault equivalence and diagnostic test generation using ATPG , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[16]  Yu Zhang,et al.  Reduced complexity test generation algorithms for transition fault diagnosis , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).

[17]  Irith Pomeranz,et al.  Diagnostic Test Generation Based on Subsets of Faults , 2007, 12th IEEE European Test Symposium (ETS'07).

[18]  Wilfried Daehn,et al.  Contest: a fast ATPG tool for very large combinational circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[19]  Irith Pomeranz.  A Test Selection Procedure for Improving the Accuracy of Defect Diagnosis , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Irith Pomeranz,et al.  Fault equivalence identification in combinational circuits using implication and evaluation techniques , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Udo Mahlstedt,et al.  DIATEST: a fast diagnostic test pattern generator for combinational circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[22]  EDWARD J. McCLUSKEY,et al.  Fault Equivalence in Combinational Logic Networks , 1971, IEEE Transactions on Computers.

[23]  Irith Pomeranz.  Improving the accuracy of defect diagnosis by considering reduced diagnostic information , 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS).

[24]  Irith Pomeranz,et al.  Z-sets and z-detections: circuit characteristics that simplify fault diagnosis , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[25]  Irith Pomeranz,et al.  A diagnostic test generation procedure for synchronous sequential circuits based on test elimination , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[26]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[27]  Janusz Rajski,et al.  Analyzing Volume Diagnosis Results with Statistical Learning for Yield Improvement , 2007, 12th IEEE European Test Symposium (ETS'07).

[28]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[29]  Kuen-Jong Lee,et al.  An efficient diagnosis method to deal with multiple fault-pairs simultaneously using a single circuit model , 2014, 2014 IEEE 32nd VLSI Test Symposium (VTS).

[30]  Rohit Kapur,et al.  A Metric for Test Set Characterization and Customization Toward Fault Diagnosis , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.