Polar format synthetic aperture radar in energy efficient application-specific logic-in-memory

In this paper we present a local interpolation-based variant of the well-known polar format algorithm used for synthetic aperture radar (SAR) image formation. We develop the algorithm to match the capabilities of the application-specific logic-in-memory processing paradigm, which off-loads lightweight computation directly into the SRAM and DRAM. Our proposed algorithm performs filtering, an image perspective transformation, and a local 2D interpolation and supports partial and low-resolution reconstruction. We implement our customized SAR grid interpolation logic-in-memory hardware in advanced 32nm silicon technology. Our high-level design tools allow to instantiate various optimized design choices to fit image processing and hardware needs of application designers. Our simulation results show that the logic-in-memory approach has the potential to enable substantial improvements in energy efficiency without sacrificing image quality.

[1]  R. Stephenson A and V , 1962, The British journal of ophthalmology.

[2]  Kafai Lai,et al.  Design of embedded memory and logic based on pattern constructs , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[3]  Franz Franchetti,et al.  High-performance synthetic aperture radar image formation on commodity multicore architectures , 2009, Defense + Commercial Sensing.

[4]  W. Marsden I and J , 2012 .

[5]  Mark Horowitz,et al.  Rethinking Digital Design: Why Design Must Change , 2010, IEEE Micro.

[6]  Peter M. Kogge,et al.  Combined DRAM and logic chip for massively parallel systems , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[7]  Vyacheslav Rovner,et al.  Enabling application-specific integrated circuits on limited pattern constructs , 2010, 2010 Symposium on VLSI Technology.

[8]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[9]  Andrew S. Noetzel An Interpolating Memory Unit for Function Evaluation: Analysis and Design , 1989, IEEE Trans. Computers.

[10]  Richard G. Lyons,et al.  Understanding Digital Signal Processing , 1996 .