Control Interpreted Petri Nets - Model Checking and Synthesis

The chapter presents a novel approach to formal verification of logic controller programs [2], focusing especially on reconfigurable logic controllers (RLCs). Control Interpreted Petri Nets [8] are used as formal specification of logic controller behavior. The approach proposes to use an abstract rule-based logical model presented at RTL-level. A Control Interpreted Petri Net is written as a logical model, and then processed further. Proposed logical model (Figure 1) is suitable both for formal verification [14] (model checking in the NuSMV tool [19]) and for logical synthesis (using hardware description language VHDL).

[1]  Moshe Y. Vardi.  Branching vs. Linear Time: Final Showdown , 2001, TACAS.

[2]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[3]  David Andreu,et al.  Petri Net Based Rapid Prototyping of Digital Complex System , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[4]  Stephan Merz,et al.  Model Checking , 2000 .

[5]  João L. Monteiro,et al.  From interpreted Petri net specification to reprogrammable logic controller design , 2000, ISIE'2000. Proceedings of the 2000 IEEE International Symposium on Industrial Electronics (Cat. No.00TH8543).

[6]  Valentin Goranko,et al.  Logic in Computer Science: Modelling and Reasoning About Systems , 2007, J. Log. Lang. Inf..

[7]  E. Allen Emerson,et al.  The Beginning of Model Checking: A Personal Perspective , 2008, 25 Years of Model Checking.

[8]  Marian Adamski,et al.  Model checking of Control Interpreted Petri Nets , 2011, Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011.

[9]  Alberto José Proença,et al.  VHDL generation from hierarchical Petri net specifications of parallel controllers , 1997 .

[10]  Hassane Alla,et al.  Discrete, continuous, and hybrid Petri Nets , 2004 .

[11]  René David,et al.  Continuous and Hybrid Petri Nets , 1998, J. Circuits Syst. Comput..

[12]  M. Colnaric,et al.  Design of embedded control systems , 2003, IEEE International Conference on Industrial Technology, 2003.

[13]  Limor Fix,et al.  Fifteen Years of Formal Property Verification in Intel , 2008, 25 Years of Model Checking.

[14]  Ian Elliott,et al.  FSM-based Digital Design using Verilog HDL , 2008 .

[15]  Mark Zwolinski.  Digital system design with VHDL , 2000 .

[16]  Iwona Grobelna,et al.  Formal verification of embedded logic controller specification with computer deduction in temporal logic , 2011 .

[17]  Thomas Kropf,et al.  Introduction to Formal Hardware Verification , 1999, Springer Berlin Heidelberg.