Two novel ultra high speed carbon nanotube Full-Adder cells

In this paper two ultra high speed carbon nanotube Full-Adder cells are presented. First design uses two transistors, two resistors and seven capacitors and the second one uses four transistors and seven capacitors. The first design is faster and the second one consumes less power. Simulation results illustrate significant improvement in terms of speed and Power-Delay Product (PDP).

[1]  Keivan Navi,et al.  An energy efficient full adder cell for low voltage , 2009, IEICE Electron. Express.

[2]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[3]  K. Roy,et al.  Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.

[4]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[5]  Chip-Hong Chang,et al.  A novel low power low voltage full adder cell , 2003, 3rd International Symposium on Image and Signal Processing and Analysis, 2003. ISPA 2003. Proceedings of the.

[6]  Keivan Navi,et al.  Two new low-power Full Adders based on majority-not gates , 2009, Microelectron. J..

[7]  Omid Kavehei,et al.  Efficient Reverse Converter Designs for the New 4-Moduli Sets $\{2^{n} -1, 2^{n}, 2^{n} +1, 2^{2n + 1}-1\}$ and $\{2^{n} -1, 2^{n} +1, 2^{2n}, 2^{2n} +1\}$ Based on New CRTs , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Keivan Navi,et al.  Arithmetic Circuits of Redundant SUT-RNS , 2009, IEEE Transactions on Instrumentation and Measurement.

[9]  Kaushik Roy,et al.  Carbon Nanotube Electronics: Design of High-Performance and Low-Power Digital Circuits , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.