论文信息 - BAT: The Bit-Level Analysis Tool

BAT: The Bit-Level Analysis Tool

While effective methods for bit-level verification of low-level properties exist, system-level properties that entail reasoning about a significant part of the design pose a major verification challenge. We present the Bit-level Analysis Tool (BAT), a state-of-the-art decision procedure for bit-level reasoning that implements a novel collection of techniques targeted towards enabling the verification of system-level properties. Key features of the BAT system are an expressive strongly-typed modeling and specification language, a fully automatic and efficient memory abstraction algorithm for extensional arrays, and a novel CNF generation algorithm. The BAT system can be used to automatically solve system-level RTL verification problems that were previously intractable, such as refinement-based verification of RTL-level pipelined machines.

[1] Bruno Dutertre,et al. A Fast Linear-Arithmetic Solver for DPLL(T) , 2006, CAV.

[2] Paul B. Jackson,et al. Clause Form Conversions for Boolean Circuits , 2004, SAT (Selected Papers.

[3] S.K. Srinivasan,et al. Automatic Memory Reductions for RTL Model Verification , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[4] Panagiotis Manolios,et al. Efficient Circuit to CNF Conversion , 2007, SAT.

[5] Panagiotis Manolios,et al. Automatic memory reductions for RTL model verification , 2006, ICCAD.

[6] G. S. Tseitin. On the Complexity of Derivation in Propositional Calculus , 1983 .

[7] Panagiotis Manolios,et al. A complete compositional reasoning framework for the efficient verification of pipelined machines , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..