Fourth-Order Cascaded $\Sigma \Delta$ Modulator Using Tri-Level Quantization and Bandpass Noise Shaping for Broadband Telecommunication Applications

This paper presents a 14-bit cascaded sigma-delta modulator for broadband telecommunication applications. The modulator is a 2-1-1 cascaded architecture that employs a resonator-based topology in the first stage, three tri-level quantizers, and two different pairs of reference voltages. As shown in the experimental result, for a 2.5-MHz signal bandwidth, the modulator achieves a dynamic range of 86 dB and a peak signal-to-noise and distortion ratio of 78.5 dB with an oversampling ratio of 16. The proposed modulator including reference voltage buffers and bandgap circuitry dissipates 62.5 mW from a 2.5-V supply. The active area is 1.2-mm2 in a 0.25-mum CMOS technology.

[1]  C. S. Petrie,et al.  A multibit sigma-delta ADC for multimode receivers , 2003, IEEE J. Solid State Circuits.

[2]  Ángel Rodríguez-Vázquez,et al.  Highly linear 2.5-V CMOS ΣΔ modulator for ADSL+ , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[3]  W. Sansen,et al.  A high-performance multibit /spl Delta//spl Sigma/ CMOS ADC , 2000, IEEE Journal of Solid-State Circuits.

[4]  Gabor C. Temes,et al.  Random error effects in matched MOS capacitors and current sources , 1984 .

[5]  KiYoung Nam,et al.  A low-voltage low-power sigma-delta modulator for broadband analog-to-digital conversion , 2005, IEEE Journal of Solid-State Circuits.

[6]  G. Temes.  Delta-sigma data converters , 1994 .

[7]  T. Fiez,et al.  A 14-bit delta-sigma ADC with 8/spl times/ OSR and 4-MHz conversion bandwidth in a 0.18-/spl mu/m CMOS process , 2004, IEEE Journal of Solid-State Circuits.

[8]  Tai-Haur Kuo,et al.  A wideband CMOS sigma-delta modulator with incremental data weighted averaging , 2002 .

[9]  W. Sansen,et al.  A 3.3 V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL-applications , 1999, Proceedings of the 24th European Solid-State Circuits Conference.

[10]  Ángel Benito Rodríguez Vázquez,et al.  Fourth-order cascade SC ΣΔ modulators: a comparative study , 1998 .

[11]  Bertram E. Shi,et al.  IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS — I : REGULAR PAPERS , VOL . ? ? , NO . ? ? , ? ? ? ? , 2007 .

[12]  Belén Pérez-Verdú,et al.  Fourth-order cascade SC /spl Sigma//spl Delta/ modulators: a comparative study , 1998 .

[13]  F. O. Eynde,et al.  A high-speed CMOS comparator with 8-b resolution , 1992 .

[14]  P.J. Crawley,et al.  A 16-bit 250-kHz delta-sigma modulator and decimation filter , 2000, IEEE Journal of Solid-State Circuits.

[15]  Bruce A. Wooley,et al.  A 2.5-V sigma-delta modulator for broadband communications applications , 2001 .

[16]  O. Oliaei,et al.  A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM/EDGE , 2002 .

[17]  Pio Balmelli.  Broadband Sigma-Delta A/D Converters , 2003 .

[18]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[19]  V. Fong,et al.  A 64-MHz clock-rate /spl Sigma//spl Delta/ ADC with 88-dB SNDR and -105-dB IM3 distortion at a 1.5-MHz signal frequency , 2002 .

[20]  Richard Schreier,et al.  An empirical study of high-order single-bit delta-sigma modulators , 1993 .

[21]  Kenneth W. Martin,et al.  High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΔΣ ADCs for broad-band applications , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[22]  W. Sansen,et al.  A 15-b resolution 2-MHz Nyquist rate /spl Delta//spl Sigma/ ADC in a 1-/spl mu/m CMOS technology , 1998 .

[23]  S. Garverick,et al.  A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities , 1991 .

[24]  Ichiro Fujimori,et al.  A 5 V single-chip delta-sigma audio A/D converter with 111 dB dynamic-range , 1996, Proceedings of Custom Integrated Circuits Conference.