Coping With the Obsolescence of Safety- or Mission-Critical Embedded Systems Using FPGAs

Today, many companies are facing the problem of component obsolescence in embedded systems. The incredibly fast growth rate of semiconductor companies is reducing dramatically the time components are available on the market. Twenty years ago, components remained on the market for 5 to 10 years; nowadays, they disappear from the market in less than two years. Developers of safety- or mission-critical systems are particularly sensitive to the obsolescence problem as their systems are expected to remain operative for very long periods (e.g., 30 years or more), and maintaining them fully operative is becoming difficult as the needed components may no longer be available. A possible solution for this problem may be the implementation of the needed components using FPGAs. The purpose of this paper is to provide an overview of the different possibilities designers have to face when developing such dependability-oriented solution. Also, a design flow is presented, describing its applicability to the implementation of processor cores, to be employed as a replacement of obsolete parts in safety- or mission-critical applications. Results show that there is a strong dependence of the reliability of the design with the specific application. The scrubbing process can also be optimized using the related technique.

[1]  Lorena Anghel,et al.  Preliminary validation of an approach dealing with processor obsolescence , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[2]  Eric Monmasson,et al.  FPGA Design Methodology for Industrial Control Systems—A Review , 2007, IEEE Transactions on Industrial Electronics.

[3]  P. Sandborn Trapped on Technology's Edge , 2008, IEEE Spectrum.

[4]  María José Moure,et al.  Features, Design Tools, and Application Domains of FPGAs , 2007, IEEE Transactions on Industrial Electronics.

[5]  J.N. Tombs,et al.  Selective Protection Analysis Using a SEU Emulator: Testing Protocol and Case Study Over the Leon2 Processor , 2007, IEEE Transactions on Nuclear Science.

[6]  Eugene Normand,et al.  Investigation and Characterization of SEU Effects and Hardening Strategies in Avionics. , 1995 .

[7]  Zoran A. Salcic,et al.  A floating-point FPGA-based self-tuning regulator , 2006, IEEE Transactions on Industrial Electronics.

[8]  Chin-Tsu Yen,et al.  FPGA realization of a neural-network-based nonlinear channel equalizer , 2004, IEEE Trans. Ind. Electron..

[9]  J. Barth,et al.  Space, atmospheric, and terrestrial radiation environments , 2003 .

[10]  Massimo Violante,et al.  A new reliability-oriented place and route algorithm for SRAM-based FPGAs , 2006, IEEE Transactions on Computers.

[11]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[12]  K. Sridharan,et al.  A Hardware Accelerator and FPGA Realization for Reduced Visibility Graph Construction Using Efficient Bit Representations , 2007, IEEE Transactions on Industrial Electronics.

[13]  Bruce W. Bomar Implementation of microprogrammed control in FPGAs , 2002, IEEE Trans. Ind. Electron..

[14]  Israel Koren,et al.  Fault-Tolerant Systems , 2007 .