A Pre- and Post-bond Self-Testing and Calibration Methodology for SAR ADC Array in 3-D CMOS Imager
暂无分享,去创建一个
[1] Gordon W. Roberts,et al. An Introduction to Mixed-Signal IC Test and Measurement , 2000 .
[2] Abhijit Chatterjee,et al. Test time reduction of successive approximation register A/D converter by selective code measurement , 2005, IEEE International Conference on Test, 2005..
[3] Sanroku Tsukamoto,et al. A 10b 50MS/s 820µW SAR ADC with on-chip digital calibration , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[4] Tsukamoto Sanroku,et al. A 10b 50MS/s 820uW SAR ADC with on-chip digital calibration , 2010 .
[5] Jiun-Lang Huang,et al. Calibrating capacitor mismatch and comparator offset for 1-bit/stage pipelined ADCs , 2008, 2008 IEEE 14th International Mixed-Signals, Sensors, and Systems Test Workshop.
[6] Jiun-Lang Huang,et al. An ADC/DAC loopback testing methodology by DAC output offsetting and scaling , 2010, 2010 28th VLSI Test Symposium (VTS).
[7] Kwang-Ting Cheng,et al. Calibration and Testing Time Reduction Techniques for a Digitally-Calibrated Pipelined ADC , 2009, 2009 27th IEEE VLSI Test Symposium.
[8] Jacob A. Abraham,et al. Parallel Loopback Test of Mixed-Signal Circuits , 2008, 26th IEEE VLSI Test Symposium (vts 2008).