This paper presents a realised prototype of fully integrated CMOS LC-PLL frequency syn- thesizer. The circuit delivers a wide range of clock signals between 12 MHz and 5800 MHz, with average long term jitter of only 4 ps. The primary application of the presented circuit includes high speed series data transmission links. Low power consumption of the complete synthesizer (including bias circuitry), in the range of 50mW from dual 1.2 V/3.3 V supply, is in line with energy efficient solutions for modern elec- tronic systems. The circuit is developed using a standard RF UMC 130 nm CMOS process reducing design time and necessity for customisation of its components. Full integration of RC loop filter is obtained us- ing dual path tuning scheme, involving two separate charge pumps, two filter paths and specially modified LC-VCO architecture. Total synthesizer area including PLL circuitry with set of programmable frequency divider, output RF drivers, two separate VCO circuits and all auxiliary bias circuitry occupies no more than 0.7 mm 2 of active area.
[1]
Floyd M. Gardner,et al.
Phaselock techniques
,
1984,
IEEE Transactions on Systems, Man, and Cybernetics.
[2]
M. Steyaert,et al.
A fully integrated CMOS DCS-1800 frequency synthesizer
,
1998,
1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[3]
Michael H. Perrott.
Design Using the PLL Design Assistant Program
,
2005
.
[4]
H.C. Luong,et al.
A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications
,
2000,
2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).
[5]
M. Bayer,et al.
Cell based fully integrated CMOS frequency synthesizers
,
1993,
Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.