A digital baseband for low power FSK based receiver in 65 nm CMOS

The design of a digital baseband for a low power wireless receiver in 65 nm CMOS is presented. It consists of decimation filtering, matched filters for data detection, and preamble based synchronization. The circuit was designed using low threshold devices in both low power (LP-LVT) and general-purpose (GP-LVT) domains. The fabricated circuits were functionally verified, and silicon measurements show a minimum energy dissipation of around 454 pJ and 708 pJ per output bit at a rate of 500kbit/s for the LP-LVT and GP-LVT implementations, respectively.

[1]  Ove Edfors,et al.  A Receiver Architecture for Devices in Wireless Body Area Networks , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[2]  Lars Wanhammar.  DSP integrated circuits , 1999 .

[3]  Mats Torkelson,et al.  Method to save silicon area by increasing the filter order , 1995 .

[4]  Joachim Neves Rodrigues,et al.  Design exploration of a 65 nm Sub-VT CMOS digital decimation filter chain , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[5]  Henrik Ohlsson,et al.  Arithmetic transformations for increased maximal sample rate of bit-parallel bireciprocal lattice wave digital filters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  Joachim Neves Rodrigues,et al.  Ultra low energy design exploration of digital decimation filters in 65 nm dual-VT CMOS in the sub-VT domain , 2013, Microprocess. Microsystems.