Virtual Manycore platforms: Moving towards 100+ processor cores
暂无分享,去创建一个
Rainer Leupers | Lieven Eeckhout | Grant Martin | Nigel P. Topham | Frank Schirrmeister | Xiaotao Chen | R. Leupers | L. Eeckhout | N. Topham | G. Martin | F. Schirrmeister | Xiaotao Chen
[1] James E. Fowler,et al. Compiled instruction set simulation , 1991, Softw. Pract. Exp..
[2] Heinrich Meyr,et al. Compiled Simulation of Programmable DSP Architectures , 1997, J. VLSI Signal Process..
[3] Rainer Leupers,et al. Generation of interpretive and compiled instruction set simulators , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).
[4] Rainer Leupers,et al. A universal technique for fast and flexible instruction-set architecture simulation , 2002, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Rainer Leupers,et al. Customizable Embedded Processors: Design Technologies and Applications , 2006 .
[6] Lei Gao,et al. HySim: A fast simulation framework for embedded software development , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).
[7] Nikil Dutt,et al. Processor Description Languages , 2008 .
[8] James E. Smith,et al. Advanced Micro Devices , 2005 .
[9] Jason D. Lee,et al. NoCBench : A Benchmarking Platform for Network on Chip , 2009 .
[10] Björn Franke,et al. Using continuous statistical machine learning to enable high-speed performance prediction in hybrid instruction-/cycle-accurate instruction set simulators , 2009, CODES+ISSS '09.
[11] Nigel P. Topham,et al. High Speed CPU Simulation Using LTU Dynamic Binary Translation , 2009, HiPEAC.
[12] Lieven Eeckhout,et al. Fast, Accurate, and Validated Full-System Software Simulation of x86 Hardware , 2010, IEEE Micro.
[13] Stijn Eyerman,et al. Interval simulation: Raising the level of abstraction in architectural simulation , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.
[14] Igor Böhm,et al. Cycle-accurate performance modelling in an ultra-fast just-in-time dynamic binary translation instruction set simulator , 2010, 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.
[15] Rainer Leupers,et al. Processor and System-on-Chip Simulation , 2010 .
[16] Rainer Leupers,et al. parSC: Synchronous parallel SystemC simulation on multi-core host architectures , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).