A Heuristic Algorithm for Gate Assignment in One-Dimensional Array Approach
暂无分享,去创建一个
Tohru Kikuno | Takashi Fujii | Noriyoshi Yoshida | Hideya Horikawa | T. Kikuno | N. Yoshida | T. Fujii | H. Horikawa
[1] Rui Wang,et al. Gate Matrix Layout , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] A.D. Lopez,et al. A dense gate matrix layout method for MOS VLSI , 1980, IEEE Transactions on Electron Devices.
[3] E. Kuh,et al. One-dimensional logic gate assignment and interval graphs , 1979, COMPSAC.
[4] A. Weinberger. Large Scale Integration of MOS Complex Logic: A Layout Method , 1967 .
[5] K. Kani,et al. A heuristic procedure for ordering MOS arrays , 1975, DAC '75.