Test time reduction for scan-designed circuits by sliding compatibility