Comparison of Modeling Approaches for the Capacitance–Voltage and Current–Voltage Characteristics of Advanced Gate Stacks

In this paper, we compare the capacitance-voltage and current-voltage characteristics of gate stacks calculated with different simulation models developed by seven different research groups, including open and closed boundaries approaches to solve the Schroumldinger equation inside the stack. The comparison has been carried out on template device structures, including pure SiO2 dielectrics and high-kappa stacks, forcing the use of the same physical parameters in all models. Although the models are based on different modeling assumptions, the discrepancies among results in terms of capacitance and leakage current are small. These discrepancies have been carefully investigated by analyzing the individual modeling parameters and the internal quantities (e.g., tunneling probabilities and subband energies) contributing to current and capacitance

[1]  Eric Cassan,et al.  On the reduction of direct tunneling leakage through ultrathin gate oxides by a one-dimensional Schrödinger–Poisson solver , 2000 .

[2]  M. Lenzlinger,et al.  Fowler‐Nordheim Tunneling into Thermally Grown SiO2 , 1969 .

[3]  Zhiping Yu,et al.  Impact of gate direct tunneling current on circuit performance: a simulation study , 2001 .

[4]  G. Gildenblat,et al.  Resonant behavior, symmetry, and singularity of the transfer matrix in asymmetric tunneling structures , 1995 .

[5]  E. Vogel,et al.  A comparison of quantum-mechanical capacitance-voltage simulators , 2001, IEEE Electron Device Letters.

[6]  William R. Frensley,et al.  An efficient method for the numerical evaluation of resonant states , 1994 .

[7]  Andrea L. Lacaita,et al.  Modeling of SILC based on electron and hole tunneling. I. Transient effects , 2000 .

[8]  A. Tasch,et al.  Modeling gate leakage current in nMOS structures due to tunneling through an ultra-thin oxide , 1998 .

[9]  Giuseppe Iannaccone,et al.  Program, Erase and Retention Times of Thin-oxide Flash-EEPROMs , 2001, VLSI Design.

[10]  Detailed calculation of vertical electric field in thin oxide MOSFETs , 1999 .

[11]  J. Wortman,et al.  Modeling study of ultrathin gate oxides using direct tunneling current and capacitance-voltage measurements in MOS devices , 1999 .

[12]  J. Bardeen.  Tunnelling from a Many-Particle Point of View , 1961 .

[13]  A. Spinelli,et al.  Carrier quantization at flat bands in MOS devices , 1999 .

[14]  Jimmie J. Wortman,et al.  Comparative physical and electrical metrology of ultrathin oxides in the 6 to 1.5 nm regime , 2000 .

[15]  L.F. Tiemeijer,et al.  RF capacitance-voltage characterization of MOSFETs with high leakage dielectrics , 2003, IEEE Electron Device Letters.

[16]  Y. Taur,et al.  Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's , 1997, IEEE Electron Device Letters.

[17]  Karl Hess,et al.  Tunneling through ultrathin SiO2 gate oxides from microscopic models , 2001 .

[18]  Andrea L. Lacaita,et al.  Modeling of SILC based on electron and hole tunneling. II. Steady-state , 2000 .

[19]  Gerard Ghibaudo,et al.  Theory of direct tunneling current in metal–oxide–semiconductor structures , 2002 .

[20]  Z. Weinberg,et al.  Tunneling of electrons from Si into thermally grown SiO2 , 1977 .

[21]  Price.  Resonant tunneling via an accumulation layer. , 1992, Physical review. B, Condensed matter.

[22]  S. Tiwari,et al.  Self‐consistent modeling of accumulation layers and tunneling currents through very thin oxides , 1996 .

[23]  Giuseppe Iannaccone,et al.  Theory and experiment of suppressed shot noise in 'stress-induced leakage currents , 2003 .

[24]  Enrico Sangiorgi,et al.  Characterization of tunneling current in ultra-thin gate oxide , 2000 .

[25]  L. Selmi,et al.  Closed- and open-boundary models for gate-current calculation in n-MOSFETs , 2001 .

[26]  Walter A. Harrison,et al.  Tunneling from an Independent-Particle Point of View , 1961 .

[27]  W. Lui,et al.  Exact solution of the Schrodinger equation across an arbitrary one‐dimensional piecewise‐linear potential barrier , 1986 .

[28]  Simulation of 2D quantum effects in ultra-short channel MOSFETs by a finite element method , 2001 .

[29]  H. Iwai,et al.  1.5 nm direct-tunneling gate oxide Si MOSFET's , 1996 .

[30]  Hans Kosina,et al.  Efficient calculation of lifetime based direct tunneling through stacked dielectrics , 2006, ECS Transactions.

[31]  A. Benvenuti,et al.  Self-consistent 2-D model for quantum effects in n-MOS transistors , 1998 .

[32]  Pellegrini,et al.  Compact formula for the density of states in a quantum well. , 1996, Physical review. B, Condensed matter.

[33]  J. Shewchun,et al.  Equilibrium‐to‐nonequilibrium transition in MOS (surface oxide) tunnel diode , 1974 .

[34]  J. Suehle.  Ultrathin gate oxide reliability: physical models, statistics, and characterization , 2002 .

[35]  G. Klimeck,et al.  Physical oxide thickness extraction and verification using quantum mechanical simulation , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[36]  Andrea L. Lacaita,et al.  Modeling of SILC Based on Electron and Hole Tunneling — Part I : Transient Effects , 2000 .

[37]  R. Prange.  TUNNELING FROM A MANY-PARTICLE POINT OF VIEW , 1963 .

[38]  Stefan Kubicek,et al.  Analysis of leakage currents and impact on off-state power consumption for CMOS technology in the 100-nm regime , 2000 .

[39]  S. Mudanai,et al.  Modeling of direct tunneling current through gate dielectric stacks , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).