High-speed low-voltage CMOS line driver for SerDes applications

The challenge facing SerDes (Serialiser De-Serialiser) designers is common with all current communications technologies. Industry advances show a trend to increase speed, reduce power and improve efficiency. In this article a novel line driver that can operate at speeds of up to 40 Gbps with a power supply of 1 V and a power consumption of 4.54 mW/Gb/s is presented. Pre-distortion on the front-end is used to maintain signal integrity.

[1]  Krzysztof Iniewski,et al.  SERDES technology for gigabit I/O communications in storage area networking , 2004, 4th IEEE International Workshop on System-on-Chip for Real-Time Applications.

[2]  Thomas Krause,et al.  A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  A. Boni,et al.  LVDS I/O interface for Gb/s-per-pin operation in 0.35-/spl mu/m CMOS , 2001 .

[4]  Marek Syrzycki,et al.  SERDES technology for gigabit I/O communications in storage area networking , 2004 .

[5]  C.A. Belfiore,et al.  Decision feedback equalization , 1979, Proceedings of the IEEE.

[6]  B.L. Ji,et al.  A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization , 2005, IEEE Journal of Solid-State Circuits.

[7]  A. Boni,et al.  LVDS I/O interface for Gb/s-per-pin operation in 0.35-μ/m CMOS , 2001, IEEE J. Solid State Circuits.