High-speed low-voltage CMOS line driver for SerDes applications
暂无分享,去创建一个
[1] Krzysztof Iniewski,et al. SERDES technology for gigabit I/O communications in storage area networking , 2004, 4th IEEE International Workshop on System-on-Chip for Real-Time Applications.
[2] Thomas Krause,et al. A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] A. Boni,et al. LVDS I/O interface for Gb/s-per-pin operation in 0.35-/spl mu/m CMOS , 2001 .
[4] Marek Syrzycki,et al. SERDES technology for gigabit I/O communications in storage area networking , 2004 .
[5] C.A. Belfiore,et al. Decision feedback equalization , 1979, Proceedings of the IEEE.
[6] B.L. Ji,et al. A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization , 2005, IEEE Journal of Solid-State Circuits.
[7] A. Boni,et al. LVDS I/O interface for Gb/s-per-pin operation in 0.35-μ/m CMOS , 2001, IEEE J. Solid State Circuits.