A Concept of Synchronous ADPLL Networks in Application to Small-Scale Antenna Arrays

In this paper, we introduce a reconfigurable oscillatory network that generates a synchronous and distributed clocking signal. We propose an accurate model of the network to facilitate the study of its design space and ensure that it operates in its optimal, synchronous mode. The network is designed and implemented in a fully integrated 65-nm CMOS system-on-chip that utilizes coupled all digital phase locked loops interconnected as a Cartesian grid. The model and measurements demonstrate frequency and phase synchronization even in the presence of noise and random initial conditions. This network is proposed for small-scale multiple input multiple-output systems that require complete synchronization both in frequency and in phase.

[1]  Gill A. Pratt,et al.  Distributed Synchronous Clocking , 1995, IEEE Trans. Parallel Distributed Syst..

[2]  Jianhua Zhang,et al.  6–100 GHz research progress and challenges from a channel perspective for fifth generation (5G) and future wireless communication , 2017, Science China Information Sciences.

[3]  Robert Schober,et al.  User Association in 5G Networks: A Survey and an Outlook , 2015, IEEE Communications Surveys & Tutorials.

[4]  Jérôme Juillard,et al.  A design approach for networks of Self-Sampled All-Digital Phase-Locked Loops , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[5]  Orla Feely,et al.  Mode-locking in a network of kuramoto-like oscillators , 2015, 2015 International Joint Conference on Neural Networks (IJCNN).

[6]  Orla Feely,et al.  Semianalytical model for high speed analysis of all-digital PLL clock-generating networks , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[7]  Lajos Hanzo,et al.  Survey of Large-Scale MIMO Systems , 2015, IEEE Communications Surveys & Tutorials.

[8]  R.A. York,et al.  Coupled phase-locked loop arrays for beam steering , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[9]  Alexandros Pollakis,et al.  Synchronization in networks of mutually delay-coupled phase-locked loops , 2014 .

[10]  Xin Li,et al.  Network Slicing for 5G: Challenges and Opportunities , 2017, IEEE Internet Computing.

[11]  Eby G. Friedman,et al.  Clock distribution networks in synchronous digital integrated circuits , 2001, Proc. IEEE.

[12]  Petre Stoica,et al.  Scalable and Passive Wireless Network Clock Synchronization in LOS Environments , 2017, IEEE Transactions on Wireless Communications.

[13]  Mikko Valkama,et al.  Joint Device Positioning and Clock Synchronization in 5G Ultra-Dense Networks , 2016, IEEE Transactions on Wireless Communications.

[14]  Orla Feely,et al.  Discrete-time modelling and experimental validation of an all-digital PLL for clock-generating networks , 2016, 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[15]  Mark Yeck,et al.  7.2 A 28GHz 32-element phased-array transceiver IC with concurrent dual polarized beams and 1.4 degree beam-steering resolution for 5G communication , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[16]  Paola Iovanna,et al.  A Novel SDN-Based Architecture to Provide Synchronization as a Service in 5G Scenarios , 2017, IEEE Communications Magazine.

[17]  G. Coviello,et al.  Toward a novel architecture for beam steering of active phased-array antennas , 2016, 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS).

[18]  David J. Jorg,et al.  Synchronization of mutually coupled digital PLLs in massive MIMO systems , 2015, 2015 IEEE International Conference on Communications (ICC).

[19]  Dimitri Galayko,et al.  A reconfigurable distributed architecture for clock generation in large many-core SoC , 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).

[20]  Olivier Billoint,et al.  Distributed clock generator for synchronous SoC using ADPLL network , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[21]  Thomas L. Marzetta,et al.  Argos: practical many-antenna base stations , 2012, Mobicom '12.

[22]  Han Li,et al.  Analysis of the Synchronization Requirements of 5g and Corresponding Solutions , 2017, IEEE Communications Standards.

[23]  Olivier Billoint,et al.  A distributed synchronization of all-digital PLLs network for clock generation in synchronous SOCs , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[24]  Francesco Bullo,et al.  Synchronization in Pulse-Coupled Oscillators with Delayed Excitatory/Inhibitory Coupling , 2016, SIAM J. Control. Optim..

[25]  Xiaohu Ge,et al.  Energy Efficiency Challenges of 5G Small Cell Networks , 2017, IEEE Communications Magazine.

[26]  Long Bao Le,et al.  Massive MIMO and mmWave for 5G Wireless HetNet: Potential Benefits and Challenges , 2016, IEEE Vehicular Technology Magazine.

[27]  A.P. Chandrakasan,et al.  Active GHz clock network using distributed PLLs , 2000, IEEE Journal of Solid-State Circuits.

[28]  Jérôme Juillard,et al.  Synchronization Analysis of Networks of Self-Sampled All-Digital Phase-Locked Loops , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[29]  Navrati Saxena,et al.  Next Generation 5G Wireless Networks: A Comprehensive Survey , 2016, IEEE Communications Surveys & Tutorials.

[30]  Abhishek Agrawal,et al.  2.2 A scalable 28GHz coupled-PLL in 65nm CMOS with single-wire synchronization for large-scale 5G mm-wave arrays , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[31]  Benoît Champagne,et al.  On the use of distributed synchronization in 5G device-to-device networks , 2017, 2017 IEEE International Conference on Communications (ICC).

[32]  A. Lee Swindlehurst,et al.  Millimeter-wave massive MIMO: the next wireless revolution? , 2014, IEEE Communications Magazine.

[33]  Ming Cao,et al.  Synchronization of Pulse-Coupled Oscillators and Clocks Under Minimal Connectivity Assumptions , 2017, IEEE Transactions on Automatic Control.

[34]  Ehsan Afshari,et al.  A High-Power and Scalable 2-D Phased Array for Terahertz CMOS Integrated Systems , 2015, IEEE Journal of Solid-State Circuits.

[35]  D. A. Pokamestov,et al.  Concepts of the physical level of the fifth generation communications systems , 2017 .

[36]  M. R. Islam,et al.  A compact 4-chip package with 64 embedded dual-polarization antennas for W-band phased-array transceivers , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[37]  Shantanu Sharma,et al.  A survey on 5G: The next generation of mobile communication , 2015, Phys. Commun..