A Hierarchical Description Language and Packing Algorithm for Heterogenous FPGAs

A Hierarchical Description Language and Packing Algorithm for Heterogenous FPGAs Jason Luu Master of Applied Science Graduate Department of Electrical and Computer Engineering University of Toronto 2010 The complexity of Field-Programmable Gate Array (FPGAs) logic blocks have undergone constant evolution to the point where both the basic soft logic blocks that implement combinational logic and the fixed-function hard blocks contain complex interconnects, hierarchy and modes. The goal of this thesis is to both support that complexity and enable future architecture exploration of even increased complexity and new kinds of hard functionality. To accomplish this, a Computer-Aided Design (CAD) flow that can map a user circuit to an FPGA with these complex blocks is needed. We propose a new language that can describe these complex blocks and a new area-driven tool for the packing stage of that CAD flow. The packing stage groups components of a user circuit into the complex blocks available on the FPGA. We conduct experiments to illustrate the quality of the packing tool and to demonstrate the newly-enabled architecture exploration capabilities.

[1]  Guy Lemieux,et al.  Design of interconnection networks for programmable logic , 2003 .

[2]  Lothar Lilge,et al.  FPGA-based Monte Carlo Computation of Light Absorption for Photodynamic Cancer Therapy , 2009, 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines.

[3]  J. Rose,et al.  Mapping multiplexers onto hard multipliers in FPGAs , 2005, The 3rd International IEEE-NEWCAS Conference, 2005..

[4]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[5]  Julio A. de Oliveira Filho,et al.  CGADL: An Architecture Description Language for Coarse-Grained Reconfigurable Arrays , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Zvonko G. Vranesic,et al.  Fundamentals of Digital Logic with Verilog Design , 1999 .

[7]  J. Rose,et al.  The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2000, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Majid Sarrafzadeh,et al.  Routability-Driven Packing: Metrics And Algorithms For Cluster-Based FPGAs , 2004, J. Circuits Syst. Comput..

[9]  Steven J. E. Wilton,et al.  Heterogeneous technology mapping for area reduction in FPGAs withembedded memory arrays , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Reiner W. Hartenstein,et al.  Field-Programmable Logic Smart Applications, New Paradigms and Compilers , 1996, Lecture Notes in Computer Science.

[11]  Vaughn Betz,et al.  Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[12]  Carl Ebeling,et al.  PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[13]  Malgorzata Marek-Sadowska,et al.  Efficient circuit clustering for area and power reduction in FPGAs , 2002, TODE.

[14]  Kenneth B. Kent,et al.  VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2011, TRETS.

[15]  SinghAmit,et al.  Efficient circuit clustering for area and power reduction in FPGAs , 2002 .

[16]  Daniele Giuseppe Paladino,et al.  Academic Clustering and Placement Tools for Modern Field-Programmable Gate Array Architectures , 2008 .

[17]  Andrew A. Kennings,et al.  Improving Timing-Driven FPGA Packing with Physical Information , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[18]  C. M. Sperberg-McQueen,et al.  Extensible Markup Language (XML) , 1997, World Wide Web J..

[19]  Alan Mishchenko,et al.  WireMap: FPGA technology mapping for improved routability , 2008, FPGA '08.

[20]  Vaughn Betz,et al.  The stratixπ routing and logic architecture , 2003, FPGA '03.

[21]  Vaughn Betz,et al.  Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density , 1999, FPGA '99.

[22]  Jianwen Zhu,et al.  Scalable Synthesis and Clustering Techniques Using Decision Diagrams , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Prabhat Mishra,et al.  Architecture description languages for programmable embedded systems , 2005 .

[24]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[25]  Jason Helge Anderson,et al.  Architecture-specific packing for virtex-5 FPGAs , 2008, FPGA '08.

[26]  Shashi Shekhar,et al.  Multilevel hypergraph partitioning: applications in VLSI domain , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[27]  Carl Ebeling,et al.  RaPiD - Reconfigurable Pipelined Datapath , 1996, FPL.

[28]  Scott Hauck,et al.  High-performance carry chains for FPGA's , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[29]  Shashi Shekhar,et al.  Multilevel hypergraph partitioning: application in VLSI domain , 1997, DAC.

[30]  Robert K. Brayton,et al.  Improvements to Technology Mapping for LUT-Based FPGAs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[31]  Jinmei Lai,et al.  A new FPGA packing algorithm based on the modeling method for logic block , 2005, 2005 6th International Conference on ASIC.

[32]  Steven J. E. Wilton,et al.  An SRAM-programmable field-configurable memory , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[33]  Jonathan Rose,et al.  A Verilog RTL synthesis tool for heterogeneous FPGAs , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[34]  Jason Cong,et al.  Optimal simultaneous mapping and clustering for FPGA delay optimization , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[35]  Wayne Luk,et al.  Floating-Point FPGA: Architecture and Modeling , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[36]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[37]  S. Hauck,et al.  Totem : Domain-Specific Reconfigurable Logic , 2005 .