Compact spin transfer torque non-volatile flip flop design for power-gating architecture

This paper proposes a compact spin transfer torque non-volatile flip-flop (STT-NVFF) design. The proposed NVFF adds four transistors and two complementary magnetic tunnel junctions (MTJs) over a standard volatile flip-flop with only 18% area overhead. The NVFF utilizes a low power/ fast switching MTJ that permits the elimination of the write circuitry existing in conventional STT-NVFFs. The proposed NVFF is at least 80% smaller area than conventional STT-NVFFs that uses write circuitry with, at least, the same energy efficiency. It achieves a low backup energy of 111 fJ and restore energy of 6.9 fJ within 3 ns and 0.16 ns respectively. Moreover, it realizes a 72% reduction in break-even point (BEP) and a 10% area reduction compared to an STT-NVFF employing the latch as a writer.

[1]  Seong-Ook Jung,et al.  A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Jacques-Olivier Klein,et al.  Low power, high reliability magnetic flip-flop , 2010 .

[3]  Kaushik Roy,et al.  SPICE Models for Magnetic Tunnel Junctions Based on Monodomain Approximation , 2013 .

[4]  Xuanyao Fong,et al.  SHE-NVFF: Spin Hall Effect-Based Nonvolatile Flip-Flop for Power Gating Architecture , 2014, IEEE Electron Device Letters.

[5]  N. Shimomura,et al.  Impact of ultra low power and fast write operation of advanced perpendicular MTJ on power reduction for high-performance mobile CPU , 2012, 2012 International Electron Devices Meeting.

[6]  C. Neau,et al.  Leakage in nanometer scale CMOS circuits , 2003, 2003 International Symposium on VLSI Technology, Systems and Applications. Proceedings of Technical Papers. (IEEE Cat. No.03TH8672).

[7]  M. Tran,et al.  A Portable Dynamic Switching Model for Perpendicular Magnetic Tunnel Junctions Considering Both Thermal and Process Variations , 2015, IEEE Transactions on Magnetics.

[8]  Yong Lian,et al.  A Low-Power Low-VDD Nonvolatile Latch Using Spin Transfer Torque MRAM , 2013, IEEE Transactions on Nanotechnology.

[9]  Seong-Ook Jung,et al.  An MTJ‐based non‐volatile flip‐flop for high‐performance SoC , 2014, Int. J. Circuit Theory Appl..

[10]  J. C. Sloncxewski.  Current-driven excitation of magnetic multilayers , 2003 .

[11]  Pradip Bose,et al.  Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[12]  Ravi Iyengar,et al.  28nm high- metal-gate heterogeneous quad-core CPUs for high-performance and energy-efficient mobile application processor , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[13]  Yusuke Shuto,et al.  Nonvolatile delay flip-flop using spin-transistor architecture with spin transfer torque MTJs for power-gating systems , 2011 .

[14]  Naoki Kasai,et al.  Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs , 2009, IEEE J. Solid State Circuits.

[15]  M. Tran,et al.  A portable dynamics switching model for perpendicular magnetic tunnel junctions considering both thermal and process variations , 2015, 2015 IEEE Magnetics Conference (INTERMAG).