Multi-code state assignment for low power design

A multi-code state assignment is proposed to realise priority encoding by restraining redundant states. A state assigned with multi-code can be allocated using fewer state variables; further, flip-flops corresponding to those absent state variables can be clock-gated. An algorithm is presented to implement the multi-code state assignment for general sequential circuits. As a result, lower power dissipation may be attained. Practical design examples are simulated by PSPICE and demonstrate that this technique can lead to sizable power savings.

[1]  G. Hachtel,et al.  Re-encoding sequential circuits to reduce power dissipation , 1994, ICCAD '94.

[2]  Stephen H. Unger,et al.  Double-Edge-Triggered Flip-Flops , 1981, IEEE Transactions on Computers.

[3]  Massoud Pedram,et al.  Clock-gating and its application to low power design of sequential circuits , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[4]  Razak Hossain,et al.  Low power design using double edge triggered flip-flops , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Kaushik Roy,et al.  Circuit activity based logic synthesis for low power reliable operations , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[6]  L. Benini,et al.  State assignment for low power dissipation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[7]  Massimo Poncino,et al.  Re-encoding sequential circuits to reduce power dissipation , 1994, ICCAD '94.

[8]  Xunwei Wu,et al.  Design of the one-zero-hot controller , 1988 .

[9]  Majid Sarrafzadeh,et al.  Activity-driven clock design for low power circuits , 1995, ICCAD.

[10]  Massoud Pedram,et al.  Clock-gating and its application to low power design of sequential circuits , 2000 .

[11]  Enrico Macii,et al.  Symbolic algorithms to calculate steady-state probabilities of a finite state machine , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[12]  Luca Benini,et al.  Transformation and synthesis of FSMs for low-power gated-clock implementation , 1995, ISLPED '95.

[13]  Massoud Pedram,et al.  A new design of double edge triggered flip-flops , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.