Digital optical arithmetic.

Since development of the first computing system, there has been a continual quest for faster systems. This is a result of successful accomplishments with a given system which lead to desires to do even more, thereby requiring better performance. In many applications, better performance requires faster arithmetic. Recent progress in optical processing suggests that digital optical arithmetic may eliminate many of today’s performance bottlenecks. This paper provides an introduction to the concepts (and literature) of digital arithmetic. The primary emphasis is on number systems and on algorithms for addition, subtraction, multiplication, and division, since these operations are the basis for current systems.

[1]  Ratan K. Guha,et al.  The Two's Complement Quasi-Serial Multiplier , 1975, IEEE Transactions on Computers.

[2]  James E. Robertson,et al.  A New Class of Digital Division Methods , 1958, IRE Trans. Electron. Comput..

[3]  P. Welch.  A fixed-point fast Fourier transform error analysis , 1969 .

[4]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[5]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[6]  Damiel E. Atkins.  Higher-Radix Division Using Estimates of the Divisor and Partial Remainders , 1968, IEEE Transactions on Computers.

[7]  Earl E. Swartzlander,et al.  Sign/Logarithm Arithmetic for FFT Implementation , 1983, IEEE Transactions on Computers.

[8]  O. L. Macsorley.  High-Speed Arithmetic in Binary Computers , 1961, Proceedings of the IRE.

[9]  Harvey L. Garner,et al.  Number Systems and Arithmetic , 1965, Adv. Comput..

[10]  R. F. Shaw.  Arithmetic Operations in a Binary Computer , 1950 .

[11]  N. Kingsbury,et al.  Digital filtering using logarithmic arithmetic , 1971 .

[12]  P. E. Blankenship.  Comments on "A Two's Complement Parallel Array Multiplication Algorithm" , 1974, IEEE Trans. Computers.

[13]  Bruce Gilchrist,et al.  Fast Carry Logic for Digital Computers , 1955, IRE Trans. Electron. Comput..

[14]  Douglas Stott Parker,et al.  Analysis of Rounding Methods in Floating-Point Arithmetic , 1977, IEEE Transactions on Computers.

[15]  Earl E. Swartzlander.  The Quasi-Serial Multiplier , 1973, IEEE Transactions on Computers.

[16]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[17]  Domenico Ferrari,et al.  A Division Method Using a Parallel Multiplier , 1967, IEEE Trans. Electron. Comput..

[18]  Earl E. Swartzlander,et al.  The Sign/Logarithm Number System , 1975, IEEE Transactions on Computers.

[19]  William J. Kubitz,et al.  A Compact High-Speed Parallel Multiplication Scheme , 1977, IEEE Transactions on Computers.