An architecture for electrically configurable gate arrays
暂无分享,去创建一个
A. El Gamal | J. Greene | J. Reyneri | E. Rogoyski | K. El-Ayat | A. Mohsen | A. Mohsen | A. El Gamal | J. Greene | J. Reyneri | E. Rogoyski | K. El-Ayat | A. E. Gamal
[1] Sau Wong,et al. CMOS erasable programmable logic with zero standby power , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[2] S. C. Wong,et al. Novel circuit techniques for zero-power 25-ns CMOS erasable programmable logic devices (EPLDs) , 1986 .
[3] A. El Gamal,et al. A Cmos Electrically Configurable Gate Array , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.