Illustration of the importance of on-chip self and mutual inductances

Transmission line properties of on-chip wiring need to be taken into account due to the great lengths and fast rise times encountered. In this paper, we show the influence of on-chip self and mutual inductances on timing performances by considering two configurations of parallel coupled interconnects, one with both drivers on the same side, and on the other with the drivers in opposite directions. The differences observed, when the currents in the lines flow in the same direction as opposed to the cases when the currents are in opposite directions shows clearly the influence of mutual inductance. A second comparison ignoring inductive effects shows a discrepancy rate reaching as high as 50% for the output switching delay.

[1]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[2]  Lei He,et al.  An efficient inductance modeling for on-chip interconnects , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[3]  E. Friedman,et al.  Figures of merit to characterize the importance of on-chip inductance , 1998, DAC.

[4]  B.L. Krauter,et al.  Performance analysis of deep sub micron VLSI circuits in the presence of self and mutual inductance , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Jin-Fa Lee,et al.  Full-wave analysis of dielectric waveguides using tangential vector finite elements , 1991 .

[6]  Jacob K. White,et al.  Layout techniques for minimizing on-chip interconnect self-inductance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[7]  Yehea I. Ismail.  On-chip inductance cons and pros , 2002, IEEE Trans. Very Large Scale Integr. Syst..