Power efficient DSP datapath configuration methodology for FPGA

Exploiting the underutilisation of variable-length DSP algorithms during normal operation is vital, when seeking to maximise the achievable functionality of an application within peak power budget. A system level, low power design methodology for FPGA-based, variable length DSP IP cores is presented. Algorithmic commonality is identified and resources mapped with a configurable datapath, to increase achievable functionality. It is applied to a digital receiver application where a 100% increase in operational capacity is achieved in certain modes without significant power or area budget increases. Measured results show resulting architectures requires 19% less peak power, 33% fewer multipliers and 12% fewer slices than existing architectures.

[1]  C.-I.H. Chen,et al.  Configurable and Expandable FFT Processor for Wideband Communication , 2007, 2007 IEEE Instrumentation & Measurement Technology Conference IMTC 2007.

[2]  Steven Trimberger,et al.  A 90-nm Low-Power FPGA for Battery-Powered Applications , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  S. Narendra,et al.  Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[4]  Michael L. Bushnell,et al.  Architecture for Variable-Length Combined FFT, DCT, and MWT Transform Hardware for a Multi-ModeWireless System , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[5]  Sau-Gee Chen,et al.  Design of an efficient variable-length FFT processor , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  R. Woods,et al.  Algorithmic factorisation for low power FPGA implementations through increased data locality , 2008, 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[7]  Wayne Luk,et al.  Automating production of run-time reconfigurable designs , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[8]  Philip Heng Wai Leong,et al.  Recent Trends in FPGA Architectures and Applications , 2008, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008).

[9]  T. Gemmeke,et al.  Design optimization of low-power high-performance DSP building blocks , 2004, IEEE Journal of Solid-State Circuits.

[10]  Dinesh Bhatia,et al.  FPGA architecture for standby power management , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[11]  Toshihisa Tanaka,et al.  Variable-length lapped transforms with a combination of multiple synthesis filter banks for image coding , 2006, IEEE Transactions on Image Processing.

[12]  Kambiz Rahimi.  Minimizing peak power in synchronous logic circuits , 2007, GLSVLSI '07.

[13]  Pei-Yun Tsai,et al.  Low-power variable-length fast Fourier transform processor , 2005 .

[14]  Slawomir Koziel,et al.  Reducing average and peak temperatures of VLSI CMOS circuits by means of evolutionary algorithm applied to high level synthesis , 2003, Microelectron. J..

[15]  Roger F. Woods,et al.  Implementation of fixed DSP functions using the reduced coefficient multiplier , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).