Scaling challenges of FinFET architecture below 40nm contacted gate pitch