In HDL synthesis at register transfer level (RTL), edge-triggered flip-flops are inferred to keep the consistence of the memory semantics between the target synthesized netlist and the original design written in hardware description language (HDL). Since typical synthesizers use ad hoc method to solve the flip-flop inference problem, either superfluous flip-flops or unreasonable limitations on coding style are necessary. Even worse, the ad hoc algorithms adopted by the typical synthesizers could incur the mismatches between synthesis and simulation. In this paper, we propose a uniform framework based on a concept called MC flip-flop to infer flip-flops systematically and correctly. Our approach does not impose limitations on coding style and does not infer superfluous flip-flops. Furthermore, it does not suffer from the mismatches between synthesis and simulation and can synthesize the HDL descriptions that cannot be synthesized by typical synthesizers.
[1]
Douglas J. Smith,et al.
HDL Chip Design: A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Using VHDL or Verilog
,
1998
.
[2]
Alfred V. Aho,et al.
Compilers: Principles, Techniques, and Tools
,
1986,
Addison-Wesley series in computer science / World student series edition.
[3]
Robert K. Brayton,et al.
The case for retiming with explicit reset circuitry
,
1996,
ICCAD 1996.
[4]
Klaus Eckl,et al.
A practical approach to multiple-class retiming
,
1999,
DAC '99.
[5]
Jing-Yang Jou,et al.
On tri-state buffer inference in HDL synthesis
,
2001,
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).