Partitioned latency insertion method (PLIM) with stability considerations
暂无分享,去创建一个
Patrick Goh | Jose E. Schutt-Aine | Ping Liu | Jilin Tan | Wenliang Dai | Dmitri Klokotov | Feras Al-Hawari
[1] Madhavan Swaminathan,et al. On-Chip Power-Grid Simulation Using Latency Insertion Method , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[2] J. Schutt-Aine. Stability analysis of the latency insertion method using a block matrix formulation , 2008, 2008 Electrical Design of Advanced Packaging and Systems Symposium.
[3] J.E. Schutt-Aine,et al. Improved latency insertion method for simulation of large networks with low latency , 2002, Electrical Performance of Electronic Packaging,.
[4] Jose E. Schutt-Aine,et al. Latency insertion method (LIM) for the fast transient simulation of large networks , 2001 .
[5] Z. Deng,et al. Stability analysis of latency insertion method (LIM) , 2004, Electrical Performance of Electronic Packaging - 2004.
[6] K. Yee. Numerical solution of initial boundary value problems involving maxwell's equations in isotropic media , 1966 .
[7] H. Asai,et al. Multi-Rate Latency Insertion Method with RLCG-MNA Formulation for Fast Transient Simulation of Large-Scale Interconnect and Plane Networks , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.