Novel Adiabatic‐CMOS Interfaces

This paper describes the design of low power adiabatic‐CMOS/CMOS‐adiabatic logic interface circuits. The circuit provides interfacing between several recently proposed low‐power adiabatic logic circuits and traditional digital CMOS circuits. One advantage of this design is that the energy loss per cycle for these interfaces is negligibly small. All the simulation has been done with BSIM 3v3 90 nm CMOS technology.

[1]  Jianping Hu,et al.  Interface circuits between adiabatic and standard CMOS circuits , 2007 .

[2]  K. T. Lau,et al.  Adiabatic-CMOS/CMOS-adiabatic logic interface circuit , 2000 .

[3]  Roberto Saletti,et al.  Ultralow-power adiabatic circuit semi-custom design , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Russell Tessier,et al.  An energy-aware active smart card , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  L. Reyneri,et al.  Positive feedback in adiabatic logic , 1996 .

[6]  John S. Denker,et al.  2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits , 1995, ISLPED '95.