ChipSecure: A Reconfigurable Analog eFlash-Based PUF with Machine Learning Attack Resiliency in 55nm CMOS

We exploit randomness in static I-V characteristics and reconfigurability of embedded flash memories to design very efficient physically unclonable function. Leakage current and subthreshold slope variations, nonlinearity, nondeterministic tuning error, and sneak path current in the redesigned commercial flash memory arrays are exploited to create a unique digital fingerprint. A time-multiplexed architecture is designed to enhance the security and expand the challenge-response pair space to 10211. Experimental results demonstrate 50.3% average uniformity, 49.99% average diffuseness, and native < 5% bit error rate. The analysis of the measured data also shows strong resilience against machine learning attacks and possibility for extremely energy efficient, 0.56 pJ/b operation.

[1]  D. Y. Wang,et al.  Hardware implementation of physically unclonable function (puf) in perpendicular STT MRAM , 2017, 2017 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).

[2]  Peng Lin,et al.  A provable key destruction scheme based on memristive crossbar arrays , 2018, Nature Electronics.

[3]  Abdelhalim Bendali,et al.  A 1-V CMOS Current Reference With Temperature and Process Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Dmitri B. Strukov,et al.  Hardware-intrinsic security primitives enabled by analogue state and nonlinear conductance variations in integrated memristors , 2018 .

[5]  F. Merrikh Bayat,et al.  Fast, energy-efficient, robust, and reproducible mixed-signal neuromorphic classifier based on embedded NOR flash memory technology , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[6]  Nan Sun,et al.  Strong subthreshold current array PUF with 265 challenge-response pairs resilient to machine learning attacks in 130nm CMOS , 2017, 2017 Symposium on VLSI Circuits.

[7]  Dmitri B. Strukov,et al.  Breaking POps/J Barrier with Analog Multiplier Circuits Based on Nonvolatile Memories , 2018, ISLPED.

[8]  Farnood Merrikh-Bayat,et al.  Temperature-insensitive analog vector-by-matrix multiplier based on 55 nm NOR flash memory cells , 2016, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[9]  Miodrag Potkonjak,et al.  Quo vadis, PUF?: Trends and challenges of emerging physical-disorder based security , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[10]  Himanshu Kaul,et al.  16.2 A 0.19pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[11]  Mohammad Reza Mahmoodi,et al.  RX-PUF: Low Power, Dense, Reliable, and Resilient Physically Unclonable Functions Based on Analog Passive RRAM Crossbar Arrays , 2018, 2018 IEEE Symposium on VLSI Technology.

[12]  David Blaauw,et al.  A sequence dependent challenge-response PUF using 28nm SRAM 6T bit cell , 2017, 2017 Symposium on VLSI Circuits.

[13]  Dmitri Strukov,et al.  An Ultra-Low Energy Internally Analog, Externally Digital Vector-Matrix Multiplier Based on NOR Flash Memory Technology , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[14]  David Blaauw,et al.  14.2 A physically unclonable function with BER <10−8 for robust chip authentication using oscillator collapse in 40nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[15]  Z. Wei,et al.  A ReRAM-based physically unclonable function with bit error rate < 0.5% after 10 years at 125°C for 40nm embedded application , 2016, 2016 IEEE Symposium on VLSI Technology.

[16]  Akashi Satoh,et al.  Quantitative and Statistical Performance Evaluation of Arbiter Physical Unclonable Functions on FPGAs , 2010, 2010 International Conference on Reconfigurable Computing and FPGAs.

[17]  Massimo Alioto,et al.  14.3 15fJ/b static physically unclonable functions for secure chip identification with <2% native bit instability and 140× Inter/Intra PUF hamming distance separation in 65nm , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[18]  Manoj Sachdev,et al.  A low energy SRAM-based physically unclonable function primitive in 28 nm CMOS , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).