A 10-Bit 200 MS/s Capacitor-Sharing Pipeline ADC

A 10-bit 200 MS/s pipeline ADC using the capacitor-sharing concept is presented. A charge-neutralization technique is proposed between the 1st and 2nd MDACs to mitigate the memory effect. To further enhance power efficiency, a reference precharge technique is proposed between the 2nd and 3rd MDACs. The prototype ADC in 90-nm low-power CMOS process exhibits an INL of + 1.59/-1.91 LSB and a DNL of +0.70/-0.75 LSB. Its ENOB is 8.53 bits at input frequency of 2 MHz and 8.05 bits at Nyquist input frequency with the conversion rate of 200 MS/s. It consumes 45.4 mW at 1.2 V supply and occupies an active chip area of 0.53 mm2.

[1]  D.K. Su,et al.  A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC , 2005, IEEE Journal of Solid-State Circuits.

[2]  Paul R. Gray,et al.  A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS , 1996 .

[3]  Stephen H. Lewis,et al.  A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers , 1997, IEEE J. Solid State Circuits.

[4]  Jonathan W. Valvano,et al.  A 14-b 100-MS/s Pipelined ADC With a Merged SHA and First MDAC , 2008, IEEE Journal of Solid-State Circuits.

[5]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[6]  K.-S. Kim,et al.  A 12b 50 MS/s 21.6 mW 0.18 $\mu$m CMOS ADC Maximally Sharing Capacitors and Op-Amps , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Byung-Moo Min,et al.  A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC , 2003, IEEE J. Solid State Circuits.

[8]  Un-Ku Moon,et al.  A Low Power Pipelined ADC Using Capacitor and Opamp Sharing Technique With a Scheme to Cancel the Effect of Signal Dependent Kickback , 2009, IEEE Journal of Solid-State Circuits.

[9]  C. Schwoerer,et al.  An 80 MHz 10 b pipeline ADC with dynamic range doubling and dynamic reference selection , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[10]  Wenhua Yang,et al.  A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.

[11]  I-Ching Chen,et al.  A 1-GS/s 6-Bit Two-Channel Two-Step ADC in 0.13-$\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[12]  Gil-Cho Ahn,et al.  A 10-bit 100-MS/s Dual-Channel Pipelined ADC Using Dynamic Memory Effect Cancellation Technique , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  H.C. Luong,et al.  A 1-V 100-MS/s 8-bit CMOS Switched-Opamp Pipelined ADC Using Loading-Free Architecture , 2007, IEEE Journal of Solid-State Circuits.

[14]  Tai-Cheng Lee,et al.  A 10-bit 100-MS/s 4.5-mW Pipelined ADC With a Time-Sharing Technique , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Byung-Geun Lee,et al.  A 10-bit 50 MS/s Pipelined ADC With Capacitor-Sharing and Variable-$g_{m}$ Opamp , 2009, IEEE Journal of Solid-State Circuits.

[16]  Young-Jae Cho,et al.  A 10-b 150-MSample/s 1.8-V 123-mW CMOS A/D converter with 400-MHz input bandwidth , 2004, IEEE J. Solid State Circuits.

[17]  Bang-Sup Song,et al.  Opamp Current Reuse , 2006 .