Static electromigration analysis for on-chip signal interconnects

With the increase in current densities, electromigration has become a critical concern in high-performance designs. Typically, electromigration has involved the process of time-domain simulation of drivers and interconnect to obtain average, root mean square (r.m.s.), and peak current values for each wire segment. However, this approach cannot be applied to large problem sizes where hundreds of thousands of nets must be analyzed, each consisting of many thousands of RC elements. The authors propose a static electromigration analysis approach. They show that the charge transfer through wire segments of a net can be calculated directly by solving a system of linear equations, derived from the nodal formulation of the circuit, thereby eliminating the need for time domain simulation. The authors account for the different possible switching scenarios that give rise to unidirectional or bidirectional current by separating the charge transfer from the rising and falling transitions and also propose approaches for modeling multiple simultaneous switching drivers. They implemented the proposed static analysis approach in an industrial electromigration analysis tool that was used on a number of industrial circuits, including a large microprocessor.

[1]  J. Kitchin,et al.  Statistical electromigration budgeting for reliable design and verification in a 300-MHz microprocessor , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[2]  Sung-Mo Kang,et al.  iTEM: a temperature-dependent electromigration reliability diagnosis tool , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  James R. Lloyd,et al.  Study of Electromigration-Induced Resistance and Resistance Decay in A1 Thin Film Conductors , 1987 .

[4]  D. F. Frost,et al.  RELIANT: a reliability analysis tool for VLSI interconnects , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[5]  Lawrence T. Pileggi,et al.  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  David Overhauser,et al.  Full-chip reliability analysis , 1998 .

[7]  Chenming Hu,et al.  Projecting interconnect electromigration lifetime for arbitrary current waveforms , 1990 .

[8]  J. Black Electromigration failure modes in aluminum metallization for semiconductor devices , 1969 .

[9]  Elyse Rosenbaum,et al.  Berkeley reliability tools-BERT , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Evert P. van de Ven,et al.  Aluminum Electromigration Under Pulsed D.C. Conditions , 1983, 21st International Reliability Physics Symposium.

[11]  J. Black Mass transport of aluminum by momentum exchange with conducting electrons , 1967, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[12]  J. Maiz Characterization of electromigration under bidirectional (BC) and pulsed unidirectional (PDC) currents , 1989 .

[13]  W. Hunter,et al.  AC electromigration characterization and modeling of multilayered interconnects , 1993, 31st Annual Proceedings Reliability Physics 1993.

[14]  I. Blech,et al.  The Failure of Thin Alluminum Current-Carrying Strips on Oxidized Silicon , 1966 .

[15]  Carl V. Thompson,et al.  Methodology for electromigration critical threshold design rule evaluation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  J. R. Lloyd,et al.  Study of Electromigration-Induced Resistance and Resistance Decay in A1 Thin Film Conductors , 1987, 25th International Reliability Physics Symposium.

[17]  K. F. Poole,et al.  RELIANT: a reliability analysis tool for VLSI interconnect , 1989 .

[18]  Ping Yang,et al.  SPIDER -- A CAD System for Modeling VLSI Metallization Patterns , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  C. Hu,et al.  An electromigration failure model for interconnects under pulsed and bidirectional current stressing , 1994 .

[20]  J. J. Clement,et al.  Vacancy supersaturation model for electromigration failure under dc and pulsed dc stress , 1992 .