Obstacle-avoiding rectilinear Steiner tree construction

In today's VLSI designs, there can be many blockages in a routing region. The obstacle-avoiding rectilinear Steiner minimum tree (OARSMT) problem has become an important problem in the physical design stage of VLSI circuits. This problem has attracted a lot of attentions in research and several approaches have been proposed to solve this problem effectively. In this paper, we will present a heuristic maze routing based approach to solve this OARSMT problem. It is commonly believed that maze routing based approaches can only handle small scale problems and there is a lack of an effective multi-terminal variant to handle multi-pin nets in practice. We will show in this paper that maze routing based approaches can also handle large scale OARSMT problems effectively. Our approach is based on the searching process as in maze routing and can handle multi-pin nets very well in both solution quality, running time and memory space usage. We have compared our results with those of the previous works and can show that we can out-perform the best previous results on this problem [15] by giving an OARSMT with 2.01% less wire length on average and can make a 27.04% improvement in wire length in comparison with a lower bound of the optimal solution on average, while the running times are all very short and comparable to those in [15]. Besides, due to the flexibility of maze routing, we can handle different kinds of obstacles with different convex or concave rectilinear shapes directly without a need to partition each blockage into a set of rectangular sub-blockages, which will increase the size of the problem.

[1]  Marcelo de Oliveira Johann,et al.  Maze routing steiner trees with effective critical sink optimization , 2007, ISPD '07.

[2]  Chris C. N. Chu,et al.  Efficient rectilinear Steiner tree construction with rectilinear blockages , 2005, 2005 International Conference on Computer Design.

[3]  Chak-Kuen Wong,et al.  Rectilinear Shortest Paths and Minimum Spanning Trees in the Presence of Rectilinear Obstacles , 1987, IEEE Transactions on Computers.

[4]  Yiyu Shi,et al.  CDCTree: novel obstacle-avoiding routing tree construction based on current driven circuit model , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[5]  Hai Zhou Efficient Steiner tree construction based on spanning graphs , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Yang Yang,et al.  Rectilinear Steiner Minimal Tree among obstacles , 2003, ASICON 2003.

[7]  Si-Qing Zheng,et al.  Routing Using Implicit Connection Graphs , 1996 .

[8]  Ting-Chi Wang,et al.  A Fast and Stable Algorithm for Obstacle-Avoiding Rectilinear Steiner Minimal Tree Construction , 2007, 2007 Asia and South Pacific Design Automation Conference.

[9]  G. Yan,et al.  FORst: A 3-Step Heuristic For Obstacle-avoiding Rectilinear Steiner Minimal Tree Construction ? , 2004 .

[10]  Joseph L. Ganley,et al.  Routing a multi-terminal critical net: Steiner tree construction in the presence of obstacles , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[11]  Yu Hu,et al.  An O(nlogn) algorithm for obstacle-avoiding routing tree construction in the λ-geometry plane , 2006, ISPD '06.

[12]  Thomas Lengauer,et al.  Combinatorial algorithms for integrated circuit layout , 1990, Applicable theory in computer science.

[13]  Yu Hu,et al.  An-OARSMan: obstacle-avoiding routing tree construction with good length performance , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[14]  Yao-Wen Chang,et al.  Efficient obstacle-avoiding rectilinear steiner tree construction , 2007, ISPD '07.