A high-speed unsigned 32-bit multiplier based on booth-encoder and wallace-tree modifications

The delay of the multiplier plays a critical role in many high-speed implementations and processors such as RISC, DSP, and image processing cores, etc. In this paper, a design of unsigned 32-bit multiplier is proposed, aiming to achieve the best timing performance with an appropriate area. The proposed architecture consists of a modified Radix-4 Booth encoder, a modified Wallace Tree adder, and a Carry Look Ahead adder. The design has been verified successfully on DE2-115 and then synthesized to ASIC implementation. The FPGA-based experimental result shows that it has the resources of 1788 ALUTs. The synthesized result occupies an area of 58.28 mm2 with 4.13 ns total delay (i.e. 242.13MHz maximum frequency).

[1]  Jean-Luc Gaudiot,et al.  A fast and well-structured multiplier , 2004, Euromicro Symposium on Digital System Design, 2004. DSD 2004..

[2]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[3]  Lo Hai Hiung,et al.  Performance comparison review of 32-bit multiplier designs , 2012, 2012 4th International Conference on Intelligent and Advanced Systems (ICIAS2012).

[4]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[5]  F. Elguibaly,et al.  A fast parallel multiplier-accumulator using the modified Booth algorithm , 2000 .

[6]  Chip-Hong Chang,et al.  A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Shiann-Rong Kuang,et al.  High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Vojin G. Oklobdzija,et al.  Analysis of Booth encoding efficiency in parallel multipliers using compressors for reduction of partial products , 1993, Proceedings of 27th Asilomar Conference on Signals, Systems and Computers.

[9]  S. Dubey,et al.  A high speed and area efficient Booth recoded Wallace tree multiplier for fast arithmetic circuits , 2012, 2012 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics.

[10]  Milos D. Ercegovac,et al.  High-performance left-to-right array multiplier design , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.