Aggressive Memory Speculation in HW/SW Co-Designed Machines
暂无分享,去创建一个
[1] Scott A. Mahlke,et al. Effective compiler support for predicated execution using the hyperblock , 1992, MICRO 25.
[2] Scott A. Mahlke,et al. Integrated predicated and speculative execution in the IMPACT EPIC architecture , 1998, ISCA.
[3] Steven Derrien,et al. Hybrid-DBT: Hardware/Software Dynamic Binary Translation Targeting VLIW , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] John Paul Shen,et al. Speculative disambiguation: a compilation technique for dynamic memory disambiguation , 1994, ISCA '94.
[5] Kanad Ghose,et al. Incremental commit groups for non-atomic trace processing , 2005, 38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05).
[6] Richard Johnson,et al. The Transmeta Code Morphing#8482; Software: using speculation, recovery, and adaptive retranslation to address real-life challenges , 2003, CGO.
[7] Gary Brown,et al. Denver: Nvidia's First 64-bit ARM Processor , 2015, IEEE Micro.
[8] Harsh Sharangpani,et al. Itanium Processor Microarchitecture , 2000, IEEE Micro.
[9] Craig B. Zilles,et al. Discerning the dominant out-of-order performance advantage: is it speculation or dynamism? , 2013, ASPLOS '13.