A Design Style for VLSI CMOS

CMOS is an attractive technology for the realization of VLSI systems. However conventional static CMOS design techniques lead to circuits which are slower and much less densely packed than equivalent NMOS circuits. After a brief review of precharge-discharge techniques, a novel method for designing clocked dynamic CMOS is described. This uses a four-phsse clocking scheme that is free from race and charge-sharing problems and results in faster, more compact layouts. A test chip and a full custom 25 000 transistor serial signal processing chip have been designed using this technique. Results obtained by probing the test ship are presented.

[1]  Y. Suzuki,et al.  Clocked CMOS calculator circuitry , 1973 .

[2]  A. Weinberger.  Large Scale Integration of MOS Complex Logic: A Layout Method , 1967 .

[3]  H. De Man,et al.  NP-CMOS: A Racefree - Dynamic CMOS Technique for Pipelined Logic Structures , 1982, ESSCIRC '82: Eighth European Solid-State Circuits Conference.

[4]  B. Murphy,et al.  A CMOS 32b single chip microprocessor , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.