A New Scheduling Protocol Design Based on Deficit Weighted Round Robin for QoS Support in IP Networks
暂无分享,去创建一个
Jamila Bhar | Ridha Ouni | Kholdoun Torki | K. Torki | R. Ouni | J. Bhar
[1] K. Keutzer,et al. System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Hui Li,et al. Resources allocation in an Intserv/Diffserv integrated EPON system , 2009 .
[3] Dimitrios G. Simos. Variable-Packet-Size Buered Crossbar Switch Chip , 2004 .
[4] Gee-Swee Poo,et al. User-oriented hierarchical bandwidth scheduling for ethernet passive optical networks , 2010, Comput. Commun..
[5] Steve Mishima,et al. Broadband packet switch processor , 2002, Space Commun..
[6] Giacomo Verticale,et al. Two different approaches for providing QoS in the Internet backbone , 2006, Comput. Commun..
[7] Sakir Sezer,et al. Fully hardware based WFQ architecture for high-speed QoS packet scheduling , 2012, Integr..
[8] Kevin Jeffay,et al. The effects of active queue management on web performance , 2003, SIGCOMM '03.
[9] Bu-Sung Lee,et al. Weighted deficit earliest departure first scheduling , 2005, Comput. Commun..
[10] QUTdN QeO,et al. Random early detection gateways for congestion avoidance , 1993, TNET.
[11] Mark Wurtzler. Analysis and Simulation of Weighted Random Early Detection ( WRED ) Queues , 2003 .
[12] Ece Guran Schmidt,et al. Frame-counter scheduler: A novel QoS scheduler for real-time traffic , 2006, Comput. Commun..
[13] George Varghese,et al. Efficient fair queueing using deficit round-robin , 1996, TNET.
[14] Alberto L. Sangiovanni-Vincentelli,et al. System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[15] Jean-Marc Daveau,et al. Automating the Design of SOCs Using Cores , 2001, IEEE Des. Test Comput..
[16] Kiseon Kim,et al. A traffic-class burst-polling based delta DBA scheme for QoS in distributed EPONs , 2006, Comput. Stand. Interfaces.
[17] Samarjit Chakraborty,et al. System-level timing analysis and scheduling for embedded packet processors , 2003 .
[18] Scott Shenker,et al. Integrated Services in the Internet Architecture : an Overview Status of this Memo , 1994 .