Accumulate-repeat-accumulate-accumulate-codes

Inspired by recently proposed accumulate-repeat-accumulate (ARA) codes (Abbasfar et al. (2004)), in this paper we propose a channel coding scheme called accumulate-repeat-accumulate-accumulate (ARAA) codes. These codes can he seen as serial turbo-like codes or as a subclass of low density parity check (LDPC) codes, and they have a projected graph or protograph representation, this allows for a high-speed iterative decoder implementation using belief propagation. An ARAA code can be viewed as a precoded repeat-and-accumulate (RA) code with puncturing in concatenation with another accumulator, where simply an accumulator is chosen as the precoder; thus ARAA codes have a very fast encoder structure. Using density evolution on their associated protographs, we find examples of rate-1/2 ARAA codes with maximum variable node degree 4 for which a minimum bit-SNR as low as 0.21 dB from the channel capacity limit can be achieved as the block size goes to infinity. Such a low threshold cannot be achieved by RA or irregular RA (IRA) or unstructured irregular LDPC codes with the same constraint on the maximum variable node degree. Furthermore by puncturing the accumulators we can construct families of higher rate ARAA codes with thresholds that stay close to their respective channel capacity thresholds uniformly. Iterative decoding simulation results show comparable performance with the best-known LDPC codes but with very low error floor even at moderate block sizes.

[1]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[2]  Alain Glavieux,et al.  Reflections on the Prize Paper : "Near optimum error-correcting coding and decoding: turbo codes" , 1998 .

[3]  Dariush Divsalar,et al.  Coding theorems for 'turbo-like' codes , 1998 .

[4]  Sergio Benedetto,et al.  Unveiling turbo codes: some results on parallel concatenated codes , 1995, Proceedings of 1995 IEEE International Symposium on Information Theory.

[5]  Thomas J. Richardson,et al.  Methods and apparatus for decoding LDPC , 2002 .

[6]  Frank R. Kschischang Codes defined on graphs , 2003, IEEE Commun. Mag..

[7]  Dariush Divsalar,et al.  Upper bounds to error probabilities of coded systems beyond the cutoff rate , 2003, IEEE Trans. Commun..

[8]  Sergio Benedetto,et al.  Unveiling turbo codes: some results on parallel concatenated coding schemes , 1996, IEEE Trans. Inf. Theory.

[9]  Dariush Divsalar,et al.  Serial Concatenation of Interleaved Codes: Performance Analysis, Design, and Iterative Decoding , 1997, IEEE Trans. Inf. Theory.

[10]  D. Divsalar A Simple Tight Bound on Error Probability of Block Codes with Application to Turbo Codes , 1999 .

[11]  Dariush Divsalar,et al.  Accumulate repeat accumulate codes , 2004, ISIT.

[12]  Rüdiger L. Urbanke,et al.  Design of capacity-approaching irregular low-density parity-check codes , 2001, IEEE Trans. Inf. Theory.

[13]  Rüdiger L. Urbanke,et al.  The renaissance of Gallager's low-density parity-check codes , 2003, IEEE Commun. Mag..

[14]  S. ten Brink,et al.  Code doping for triggering iterative decoding convergence , 2001 .

[15]  H. Jin,et al.  Irregular repeat accumulate codes , 2000 .

[16]  J. Thorpe Low-Density Parity-Check (LDPC) Codes Constructed from Protographs , 2003 .

[17]  Paul H. Siegel,et al.  The serial concatenation of rate-1 codes through uniform random interleavers , 2003, IEEE Trans. Inf. Theory.