Introduction to Verilog

This chapter contains sections titled: Verilog as an HDL Levels of Design Description Concurrency Simulation and Synthesis Functional Verification System Tasks Programming Language Interface (PLI) Module Simulation and Synthesis Tools Test Benches ]]>