Optimal decoupling capacitor sizing and placement for standard-cell layout designs

With technology scaling, the trend for high-performance integrated circuits is toward ever higher operating frequency, lower power supply voltages, and higher power dissipation. This causes a dramatic increase in the currents being delivered through the on-chip power grid and is recognized in the 2001 International Technology Roadmap for Semiconductors as one of the difficult challenges. The addition of decoupling capacitances (decaps) is arguably the most powerful degree of freedom that a designer has for power-grid noise abatement and is becoming more important as technology scales. In this paper, we propose and demonstrate an algorithm for the automated placement and sizing of decaps in application specific integrated circuit (ASIC)-like circuits. The problem is formulated as one of nonlinear optimization and is solved using a sensitivity-based quadratic programming (QP) solver. The adjoint sensitivity method is applied to calculate the first-order sensitivities. We propose a fast convolution technique based on piecewise linear (PWL) compressions of the original and adjoint waveforms. Experimental results show that power grid noise can be significantly reduced after a judicious optimization of decap placement, with little change in the total chip area.

[1]  Raminderpal Singh.  Simulation and Optimization of the Power Distribution Network in VLSI Circuits , 2002 .

[2]  Jorge Nocedal,et al.  Algorithm 778: L-BFGS-B: Fortran subroutines for large-scale bound-constrained optimization , 1997, TOMS.

[3]  Rajendran Panda,et al.  Emerging power management tools for processor design , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[4]  Kwang-Ting Cheng,et al.  Estimation of maximum power supply noise for deep sub-micron designs , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[5]  Sani R. Nassif,et al.  Fast power grid simulation , 2000, Proceedings 37th Design Automation Conference.

[6]  Kaushik Roy,et al.  Decoupling capacitance allocation for power supply noise suppression , 2001, ISPD '01.

[7]  R. Allmon,et al.  A 300 MHz 64 b quad-issue CMOS RISC microprocessor , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[8]  Sachin S. Sapatnekar,et al.  Fast analysis and optimization of power/ground networks , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[9]  Burton M. Leary,et al.  A 200 MHz 64 b dual-issue CMOS microprocessor , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[10]  Ronald A. Rohrer,et al.  Sensitivity computation in piecewise approximate circuit simulation , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Rajendran Panda,et al.  Hierarchical analysis of power distribution networks , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  David G. Luenberger,et al.  Linear and nonlinear programming , 1984 .

[13]  Andrew R. Conn,et al.  Noise considerations in circuit optimization , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Ibrahim N. Hajj,et al.  Maximum current estimation in CMOS circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[15]  J. S. Neely,et al.  Interconnect and circuit modeling techniques for full-chip power supply noise analysis , 1998 .

[16]  Mokhtar S. Bazaraa,et al.  Nonlinear Programming: Theory and Algorithms , 1993 .

[17]  R. Rohrer.  The Generalized Adjoint Network and Network Sensitivities , 1969 .

[18]  Ibrahim N. Hajj,et al.  Static timing analysis including power supply noise effect on propagation delay in VLSI circuits , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).