An equivalent circuit model for a Faraday cage substrate crosstalk isolation structure

We have developed a physics-based equivalent circuit model for a novel Faraday cage substrate crosstalk isolation structure. This compact isolation approach relies on high-aspect ratio, solid copper substrate vias that are shorted to ground. A cage constructed with these vias can be used to enclose sensitive or noisy portions of a chip and has been proven effective up to 50 GHz. The Faraday cage equivalent-circuit model is based on a well-established substrate crosstalk model, with the substrate node shunted to ground through a series inductor-resistor branch that represents the substrate vias. This straightforward approach provides good agreement with the measured data into the millimeter-wave regime for different layouts of the Faraday cage.

[1]  Tsuneo Tsukahara,et al.  Suppression of Substrate Crosstalk in Mixed-Signal Complementary MOS Circuits Using High-Resistivity SIMOX(Separation by IMplanted OXygen)Wafers , 2000 .

[2]  G. G. Stokes "J." , 1890, The New Yale Book of Quotations.

[3]  J. Scholvin,et al.  A Faraday cage isolation structure for substrate crosstalk suppression , 2001, IEEE Microwave and Wireless Components Letters.

[4]  K. Joardar,et al.  Signal isolation in BiCMOS mixed mode integrated circuits , 1995, Proceedings of Bipolar/Bicmos Circuits and Technology Meeting.

[5]  Mohamed I. Elmasry,et al.  Fast and efficient parametric modeling of contact-to-substratecoupling , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  W.R. Eisenstadt,et al.  Silicon substrate coupling noise modeling, analysis, and experimental verification for mixed signal integrated circuit design , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[7]  Chik Patrick Yue,et al.  On-chip RF isolation techniques , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[8]  Denis Flandre,et al.  Substrate crosstalk reduction using SOI technology , 1997 .

[9]  J. A. del Alamo,et al.  An insulator-lined silicon substrate-via technology with high aspect ratio , 2001 .