A 576-Mbit/s 64-QAM 4 $\times$ 4 MIMO Precoding Processor With Lattice Reduction

This brief presents a lattice reduction (LR) aided precoding processor for 64-QAM 4 × 4 multiple-input-multiple-output systems. The proposed processor is based on a modified Lenstra-Lenstra-Lovász LR algorithm and the Tomlinson-Harashima precoding (THP) algorithm. This study develops a configurable architecture for high-throughput THP processing or high-performance LR-THP processing. The proposed processor can also change the stage number of the LR algorithm to achieve a tradeoff between performance and throughput. This study designs and implements the precoding processor by using TSMC 90-nm 1P9M CMOS technology. The chip measurement results presented in this study show that the proposed processor achieves 576 Mbit/s in the THP mode or 10-3 bit error rate in the LR-THP mode with 64-QAM modulation at 28.3 dB. The chip occupies a 0.5- mm2 area and consumes 15.4 mW of power at its maximum clock speed of 120 MHz.

[1]  Yongming Huang,et al.  Improved nonlinear multiuser precoding using lattice reduction , 2009, Signal Image Video Process..

[2]  Gerald Matz,et al.  VLSI Implementation of a Lattice-Reduction Algorithm for Multi-Antenna Broadcast Precoding , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[3]  A. Lee Swindlehurst,et al.  A vector-perturbation technique for near-capacity multiantenna multiuser communication-part II: perturbation , 2005, IEEE Transactions on Communications.

[4]  P. Glenn Gulak,et al.  High-Throughput 0.13-$\mu{\rm m}$ CMOS Lattice Reduction Core Supporting 880 Mb/s Detection , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Gerald Matz,et al.  Worst- and average-case complexity of LLL lattice reduction in MIMO wireless systems , 2008, 2008 IEEE International Conference on Acoustics, Speech and Signal Processing.

[6]  Amir K. Khandani,et al.  LLL Reduction Achieves the Receive Diversity in MIMO Decoding , 2006, IEEE Transactions on Information Theory.

[7]  Robert F. H. Fischer,et al.  Precoding in multiantenna and multiuser communications , 2004, IEEE Transactions on Wireless Communications.

[8]  László Lovász,et al.  Factoring polynomials with rational coefficients , 1982 .

[9]  Yuan-Hao Huang,et al.  Power-Saving 4 $\times$ 4 Lattice-Reduction Processor for MIMO Detection With Redundancy Checking , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.