A Digitally Dynamic Power Supply Technique for 16-Channel 12 V-Tolerant Stimulator Realized in a 0.18- μm 1.8-V/3.3-V Low-Voltage CMOS Process

A new digitally dynamic power supply technique for 16-channel 12-V-tolerant stimulator is proposed and realized in a 0.18-μm 1.8-V/3.3-V CMOS process. The proposed stimulator uses four stacked transistors as the pull-down switch and pull-up switch to withstand 4 times the nominal supply voltage (4 × V DD). With the dc input voltage of 3.3 V, the regulated three-stage charge pump, which is capable of providing 11.3-V voltage at 3-mA loading current, achieves dc conversion efficiency of up to 69% with 400-pF integrated capacitance. Power consumption is reduced by implementing the regulated charge pump to provide a dynamic dc output voltage with a 0.5-V step. The proposed digitally dynamic power supply technique, which is implemented by using a p-type metal oxide semiconductor (PMOS) inverter with pull-down current source and digital controller, greatly improves the power efficiency of a system. The silicon area of the stimulator is approximately 3.5 mm2 for a 16-channel implementation. The functionalities of the proposed stimulator have been successfully verified through animal test.

[1]  F. Telischi,et al.  Evaluation of hearing and auditory nerve function by combining ABR, DPOAE and eABR tests into a single recording session , 2004, Journal of Neuroscience Methods.

[2]  Hoi-Jun Yoo,et al.  A regulated charge pump with small ripple voltage and fast start-up , 2006 .

[3]  Wim Dehaene,et al.  A high-voltage output driver in a 2.5-V 0.25-μm CMOS technology , 2005 .

[4]  Daniel R. Merrill,et al.  Electrical stimulation of excitable tissue: design of efficacious and safe protocols , 2005, Journal of Neuroscience Methods.

[5]  Scott K. Arfin,et al.  An Energy-Efficient, Adiabatic Electrode Stimulator With Inductive Energy Recycling and Feedback Current Regulation , 2012, IEEE Transactions on Biomedical Circuits and Systems.

[6]  Ming-Dou Ker,et al.  A High-Voltage-Tolerant and Precise Charge-Balanced Neuro-Stimulator in Low Voltage CMOS Process , 2016, IEEE Transactions on Biomedical Circuits and Systems.

[7]  John L. Wyatt,et al.  A Power-Efficient Neural Tissue Stimulator With Energy Recovery , 2011, IEEE Transactions on Biomedical Circuits and Systems.

[8]  Ming-Dou Ker,et al.  Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18-μm CMOS process , 2014 .

[9]  Bert Serneels,et al.  A 1.5W 10V-output Class-D amplifier using a boosted supply from a single 3.3V input in standard 1.8V/3.3V 0.18μm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[10]  M. Ker,et al.  Stimulus driver for epilepsy seizure suppression with adaptive loading impedance. , 2011, Journal of neural engineering.

[11]  Azita Emami-Neyestanak,et al.  A Fully Intraocular High-Density Self-Calibrating Epiretinal Prosthesis , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[12]  Po-Chiun Huang,et al.  A 1 V Input, 3 V-to-6 V Output, 58%-Efficient Integrated Charge Pump With a Hybrid Topology for Area Reduction and an Improved Efficiency by Using Parasitics , 2015, IEEE Journal of Solid-State Circuits.

[13]  Timothy G. Constandinou,et al.  An Energy-Efficient, Dynamic Voltage Scaling Neural Stimulator for a Proprioceptive Prosthesis , 2012, IEEE Transactions on Biomedical Circuits and Systems.

[14]  Maysam Ghovanloo,et al.  A Power-Efficient Wireless System With Adaptive Supply Control for Deep Brain Stimulation , 2013, IEEE Journal of Solid-State Circuits.

[15]  Ravi Karadi,et al.  4.8 3-phase 6/1 switched-capacitor DC-DC boost converter providing 16V at 7mA and 70.3% efficiency in 1.1mm3 , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[16]  Ugur Çilingiroglu,et al.  A Zero-Voltage Switching Technique for Minimizing the Current-Source Power of Implanted Stimulators , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[17]  Young-Hyun Jun,et al.  CMOS Charge Pump With Transfer Blocking Technique for No Reversion Loss and Relaxed Clock Timing Restriction , 2009, IEEE Trans. Circuits Syst. II Express Briefs.

[18]  E. Truy,et al.  EABRs and surface potentials with a transcutaneous multielectrode cochlear implant. , 1997, Acta oto-laryngologica.

[19]  Chih-Kong Ken Yang,et al.  23.8 A 34V charge pump in 65nm bulk CMOS technology , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[20]  M. Pasotti,et al.  Power efficient charge pump in deep submicron standard CMOS technology , 2003, Proceedings of the 27th European Solid-State Circuits Conference.

[21]  Sheng-Fu Liang,et al.  A Fully Integrated 8-Channel Closed-Loop Neural-Prosthetic CMOS SoC for Real-Time Epileptic Seizure Control , 2013, IEEE Journal of Solid-State Circuits.

[22]  W. Dehaene,et al.  A high-voltage output driver in a 2.5-V 0.25-/spl mu/m CMOS technology , 2005, IEEE Journal of Solid-State Circuits.

[23]  Ming-Dou Ker,et al.  Design of $2 \times {\rm V}_{\rm DD}$-Tolerant I/O Buffer With PVT Compensation Realized by Only $1 \times {\rm V}_{\rm DD}$ Thin-Oxide Devices , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Maurits Ortmanns,et al.  A Neural Stimulator Frontend With High-Voltage Compliance and Programmable Pulse Shape for Epiretinal Implants , 2012, IEEE Journal of Solid-State Circuits.

[25]  Ming-Dou Ker,et al.  Overview of on-Chip Stimulator Designs for Biomedical Applications , 2012 .

[26]  Andreas Demosthenous,et al.  Advances in Scalable Implantable Systems for Neurostimulation Using Networked ASICs , 2016, IEEE Design & Test.

[27]  Chun-Yu Lin,et al.  Implantable Stimulator for Epileptic Seizure Suppression With Loading Impedance Adaptability , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[28]  Michiel Steyaert,et al.  A 237mW aDSL2+ CO Line Driver in Standard 1.2V 0.13μ CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.