Switch-level ATPG using constraint-guided line justification

This paper explores a test pattern generation problem for switch-level combinational circuits. In test generation for switch-level circuits, constraints on assignable logic values can be introduced due to the difference between the implicated logic values and the justifiable logic values of a logic element. Therefore, identifying unjustifiable logic values as early as possible would greatly accelerate the switch-level test generation. For this, a new logic value system called taboo logic value is proposed to represent the unjustifiable logic values of a node. Also, a new switch-level ATPG system is developed which employs a constraint-guided line justification method using taboo logic value. Finally, experimental results on various types of circuits demonstrate the efficiency of the proposed approach and the possibility of the practical application to large switch-level circuits.<<ETX>>

[1]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[2]  J. P. Shen.  Switch-level techniques , 1987 .

[3]  Wu-Tung Cheng,et al.  SPLIT circuit model for test generation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[4]  Donald E. Thomas,et al.  The Verilog® Hardware Description Language , 1990 .

[5]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[6]  Randal Bryant.  A Survey of Switch-Level Algorithms , 1987, IEEE Design & Test of Computers.

[7]  Melvin A. Breuer,et al.  SWiTEST: a switch level test generation system for CMOS combinational circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[8]  Toshihiro Arima,et al.  Test generation systems in Japan , 1975, DAC '75.

[9]  John A. Newkirk,et al.  An Algorithm to Generate Tests for MOS Circuits at the Switch Level , 1985, ITC.

[10]  Melvin A. Breuer,et al.  SWiTEST: a switch level test generation system for CMOS combinational circuits , 1992, DAC '92.

[11]  J. M. Soden,et al.  Electrical properties and detection methods for CMOS IC defects , 1989, [1989] Proceedings of the 1st European Test Conference.

[12]  Michael H. Schulz,et al.  Advanced automatic test pattern generation and redundancy identification techniques , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[13]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[14]  C. Thomas Glover.  Mixed-mode ATPG under input constraints , 1990, Proceedings. International Test Conference 1990.

[15]  Chun-Hung Chen,et al.  Mixed-level sequential test generation using a nine-valued relaxation algorithm , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[16]  Peter C. Maxwell,et al.  The Effectiveness of IDDQ, Functional and Scan Tests: How Many Fault Coverages Do We Need? , 1992, ITC.

[17]  A. Lioy.  Mixed level test generation for MOS circuits , 1989, [1989] Proceedings of the 1st European Test Conference.

[18]  Thomas M. Storey,et al.  STUCK FAULT AND CURRENT TESTING COMPARISON USING CMOS CHIP TEST , 1991, 1991, Proceedings. International Test Conference.

[19]  Charles F. Hawkins,et al.  THE BEHAVIOR AND TESTING IMPLICATIONS OF CMOS IC LOGIC GATE OPEN CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[20]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[21]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[22]  John Paul Shen,et al.  Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[23]  Sudhakar M. Reddy,et al.  Transistor Level Test Generation for MOS Circuits , 1985, 22nd ACM/IEEE Design Automation Conference.