Verifying Untimed and Timed Aspects of the Experimental Batch Plant

We thoroughly examine the experimental batch plant in its two major operation modes: a normal operation mode and a failure operation mode. In order to do so, we use discrete condition/event system as well as timed automata for the specification and the model checking tools SMV, Kronos and HyTech for verification.

[1]  Joseph Sifakis,et al.  On the Synthesis of Discrete Controllers for Timed Systems (An Extended Abstract) , 1995, STACS.

[2]  Olaf Stursberg,et al.  An Experimental Batch Plant as a Test Case for the Verification of Hybrid Systems , 2001, Eur. J. Control.

[3]  Kenneth L. McMillan,et al.  Symbolic model checking , 1992 .

[4]  Bruce H. Krogh,et al.  On condition/event systems with discrete state realizations , 1991, Discret. Event Dyn. Syst..

[5]  Thomas A. Henzinger,et al.  HYTECH: the next generation , 1995, Proceedings 16th IEEE Real-Time Systems Symposium.

[6]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..

[7]  Joseph Sifakis,et al.  Specification and verification of concurrent systems in CESAR , 1982, Symposium on Programming.

[8]  Thomas A. Henzinger,et al.  Symbolic Model Checking for Real-Time Systems , 1994, Inf. Comput..

[9]  Edmund M. Clarke,et al.  Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic , 1981, Logic of Programs.

[10]  Yassine Lakhnech,et al.  Specification and verification of hybrid and real time systems , 1996 .

[11]  Thomas A. Henzinger,et al.  HYTECH: The Cornell HYbrid TECHnology Tool , 1994, Hybrid Systems.

[12]  Kenneth L. McMillan,et al.  The SMV System , 1993 .

[13]  Egon Börger,et al.  Formal methods for industrial applications : specifying and programming the steam boiler control , 1996 .

[14]  Stavros Tripakis,et al.  On-the-Fly Controller Synthesis for Discrete and Dense-Time Systems , 1999, World Congress on Formal Methods.

[15]  Thomas A. Henzinger,et al.  Using HyTech to Synthesize Control Parameters for a Steam Boiler , 1995, Formal Methods for Industrial Applications.

[16]  Ingo Hoffmann,et al.  Modular hierarchical models of hybrid systems , 1996, Proceedings of 35th IEEE Conference on Decision and Control.

[17]  Joseph Sifakis,et al.  Controller Synthesis for Timed Automata 1 , 1998 .

[18]  Thomas A. Henzinger,et al.  The benefits of relaxing punctuality , 1991, JACM.

[19]  Sergio Yovine,et al.  Kronos: a tool for verifying real-time systems , 1992 .

[20]  H.-M. Hanisch,et al.  Synthesis of supervisory controllers based on a novel representation of condition/event systems , 1995, 1995 IEEE International Conference on Systems, Man and Cybernetics. Intelligent Systems for the 21st Century.

[21]  Ahmed Bouajjani,et al.  Temporal Logic + Timed Automata: Expressiveness and Decidability , 1995, CONCUR.

[22]  Kim G. Larsen,et al.  Guided Synthesis of Control Programs Using UPPAAL , 2000, Nord. J. Comput..

[23]  Ahmed Bouajjani,et al.  Model-Checking for Extended Timed Temporal Logics , 1996, FTRTFT.