Libor market model simulation on an FPGA parallel machine

In this paper, we present a high performance scalable FPGA design and implementation of an interest rate derivative pricing engine that targets on the cap pricing. The design consists of a Gaussian random number generator, based on the Mersenne Twister uniform random generator, and a Monte Carlo path generation engine which calculates the prices of an interest rate derivative based on the LIBOR market model. We implemented this design on the Maxwell FPGA supercomputer using up to 32 Xilinx XC4VFX100 FPGA nodes. We have also compared our FPGA hardware implementation with an equivalent optimized pure software implementation running on up to 32 2.8GHz Xeon processors with 1 GB RAM each. This showed our FPGA implementation to be 58x faster than the optimized software implementation, while being more than two orders of magnitude more energy efficient. These results scale linearly with the number of FPGA and Xeon processor nodes used.

[1]  Takuji Nishimura,et al.  Mersenne twister: a 623-dimensionally equidistributed uniform pseudo-random number generator , 1998, TOMC.

[2]  Tom VanCourt,et al.  FPGA acceleration of quasi-Monte Carlo in finance , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[3]  M. Musiela,et al.  The Market Model of Interest Rate Dynamics , 1997 .

[4]  HO THOMASS.Y.,et al.  Term Structure Movements and Pricing Interest Rate Contingent Claims , 2007 .

[5]  Wayne Luk,et al.  Hardware Generation of Arbitrary Random Number Distributions From Uniform Distributions Via the Inversion Method , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Wayne Luk,et al.  Exploring Reconfigurable Architectures for Binomial-Tree Pricing Models , 2008, ARC.

[7]  Jack Dongarra,et al.  MPI: The Complete Reference , 1996 .

[8]  D. Heath,et al.  Bond Pricing and the Term Structure of Interest Rates: A Discrete Time Approximation , 1990, Journal of Financial and Quantitative Analysis.

[9]  Stephen Booth,et al.  Maxwell - a 64 FPGA Supercomputer , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[10]  Wayne Luk,et al.  Hardware architectures for Monte-Carlo based financial simulations , 2006, 2006 IEEE International Conference on Field Programmable Technology.

[11]  Wayne Luk,et al.  Reconfigurable acceleration for Monte Carlo based financial simulation , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[12]  Khaled Benkrid,et al.  American option pricing on reconfigurable hardware using Least-Squares Monte Carlo method , 2009, 2009 International Conference on Field-Programmable Technology.

[13]  Khaled Benkrid,et al.  Design and implementation of a high performance financial Monte-Carlo simulation engine on an FPGA supercomputer , 2008, 2008 International Conference on Field-Programmable Technology.

[14]  Khaled Benkrid,et al.  High Performance Monte-Carlo Based Option Pricing on FPGAs , 2008, Eng. Lett..

[15]  Stavros A. Zenios,et al.  High-performance computing in finance: The last 10 years and the next , 1999, Parallel Comput..