FPGA Implementation of Evolvable Block-based Neural Networks

This paper presents a hardware implementation approach for block-based neural networks (BbNNs) on a Programmable System-On-Chip. This is an intrinsic online evolution system that can be genetically evolved and adapted to changes in input data patterns dynamically without any need for multiple FPGA reconfigurations to accommodate various network structure/parameter changes. This removes a considerable bottleneck for performance. The research presented here is a first step towards an evolvable system that can be implemented as an embedded system.

[1]  Shawki Areibi,et al.  Feasibility of Floating-Point Arithmetic in FPGA based Artificial Neural Networks , 2002 .

[2]  George J. Milne,et al.  Towards an FPGA based reconfigurable computing environment for neural network implementations , 1999 .

[3]  James Lyle Peterson,et al.  Petri net theory and the modeling of systems , 1981 .

[4]  S.G. Kong.  Time series prediction with evolvable block-based neural networks , 2004, 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541).

[5]  Seong G. Kong,et al.  Intrinsic Embedded Hardware Evolution of Block-based Neural Networks , 2006, ERSA.

[6]  W. E. Blanz,et al.  GANGLION-a fast field-programmable gate array implementation of a connectionist classifier , 1992 .

[7]  Valentina Salapura.  Neural networks using bit stream arithmetic: a space efficient implementation , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[8]  Brad L. Hutchings,et al.  Design methodologies for partially reconfigured systems , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[9]  G. Horvath,et al.  A full-parallel digital implementation for pre-trained NNs , 2000, Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks. IJCNN 2000. Neural Computing: New Challenges and Perspectives for the New Millennium.

[10]  Wolfgang Reisig,et al.  A Primer in Petri Net Design , 1992, Springer Compass International.

[11]  G.-P.K. Economou,et al.  FPGA implementation of artificial neural networks: an application on medical expert systems , 1994, Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems.

[12]  John Shawe-Taylor,et al.  Emergent activation functions from a stochastic bit-stream neuron , 1994 .

[13]  Ulrich Rückert,et al.  Implementation of artificial neural networks on a reconfigurable hardware accelerator , 2002, Proceedings 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing.

[14]  Voicu Groza,et al.  A reconfigurable approach to hardware implementation of neural networks , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).

[15]  Jörg Desel,et al.  ''What Is a Petri Net?'' , 2001, Unifying Petri Nets.

[16]  Francisco José Ballester-Merelo,et al.  Artificial neural network implementation on a single FPGA of a pipelined on-line backpropagation , 2000, Proceedings 13th International Symposium on System Synthesis.

[17]  Seong-Gon Kong,et al.  Block-based neural networks , 2001, IEEE Trans. Neural Networks.

[18]  Seong-Gon Kong,et al.  Pattern recognition with block-based neural networks , 2002, Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290).

[19]  Anton Kummert,et al.  FPGA implementation of a neural network for a real-time hand tracking system , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[20]  Alan F. Murray,et al.  Asynchronous VLSI neural networks using pulse-stream arithmetic , 1988 .

[21]  Wei Jiang,et al.  ECG signal classification using block-based neural networks , 2005, Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005..

[22]  Steven A. Guccione,et al.  Classification and Performance of Reconfigurable Architectures , 1995, FPL.

[23]  Brad Hutchings,et al.  Density enhancement of a neural network using FPGAs and run-time reconfiguration , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[24]  Steven A. Guccione,et al.  Neural network implementation using reconfigurable architectures , 1994 .

[25]  Demessie Girma,et al.  Artificial Neural Network Implementation on a Fine-Grained FPGA , 1994, FPL.

[26]  L. Mintzer.  Digital filtering in FPGAs , 1994, Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers.

[27]  Sampath Kumar Kothandaraman,et al.  Implementation of Block-based Neural Networks on Reconfigurable Computing Platforms , 2004 .

[28]  Monk-Ping Leong,et al.  Pilchard - A Reconfigurable Computing Platform with Memory Slot Interface , 2001, IEEE Symposium on Field-Programmable Custom Computing Machines.

[29]  Denis F. Wolf,et al.  USING EMBEDDED PROCESSORS IN HARDWARE MODELS OF ARTIFICIAL NEURAL NETWORKS , 2001 .

[30]  Adrian Thompson,et al.  An Evolved Circuit, Intrinsic in Silicon, Entwined with Physics , 1996, ICES.

[31]  Michael K. Molloy,et al.  Petri net , 2003 .

[32]  P.H.W. Leong,et al.  Pilchard — a reconfigurable computing platform with memory slot interface , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).

[33]  James Lyke.  A cellular automata FPGA architecture that can be trained with neural networks , 2002, Proceedings, IEEE Aerospace Conference.