SET to RESET Programming in Phase Change Memories

Experimental data on details of SET (crystalline) to RESET (amorphous) transition are presented for Ge2Sb2Te 5 (GST) nonvolatile memory cell. It is shown that the main source of heat for a SET to RESET transition is the GST bulk and interface regions instead of the contacting electrode. A small-contact-area electrode is used primarily to supply current into and minimize heat loss from the chalcogenide. Increasing bottom contact resistivity offers a scaling path for RESET current with no electrical penalties

[1]  Young-Tae Kim,et al.  Ge2Sb2Te5 Confined Structures and Integration of 64 Mb Phase-Change Random Access Memory , 2005 .

[2]  A. Pirovano,et al.  Scaling analysis of phase-change memory technology , 2003, IEEE International Electron Devices Meeting 2003.

[3]  S.Y. Lee,et al.  Writing current reduction for high-density phase-change RAM , 2003, IEEE International Electron Devices Meeting 2003.

[4]  F. Pellizzer,et al.  Novel /spl mu/trench phase-change memory cell for embedded and stand-alone non-volatile memory applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[5]  Arun Madan,et al.  The Physics and Applications of Amorphous Semiconductors , 1988 .

[6]  Kinam Kim,et al.  The future prospect of nonvolatile memory , 2005, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..

[7]  S. A. Kostylev,et al.  Electronic switching in amorphous semiconductors , 1978 .

[8]  J. H. Park,et al.  Effect of the Bottom Electrode Contact (BEC) on the phase transformation of N 2 doped Ge 2 Sb 2 Te 5 (N-GST) in a Phase-change Random Access Memory , 2004 .

[9]  S. Lai,et al.  OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[10]  S. Lai,et al.  Current status of the phase change memory and its future , 2003, IEEE International Electron Devices Meeting 2003.