论文信息 - Manufacturability analysis of standard cell libraries

Manufacturability analysis of standard cell libraries

Time-to-market and resource limitations typically drive fabless design houses to invest in commercial standard cell libraries. Selecting the appropriate library, however, is nontrivial, and is made harder when only a few select cells are provided for analysis. In this paper a methodology is presented to efficiently compare multiple cell libraries from a manufacturability perspective. In addition, an application is presented that indicates the effort required to build an internal library may be well warranted for high volume designs.

[1] Charles H. Stapper,et al. Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..

[2] Wojciech Maly,et al. Yield estimation model for VLSI artwork evaluation , 1983 .

[3] A. V. Ferris-Prabhu,et al. Defect size variations and their effect on the critical area of VLSI devices , 1985 .

[4] A. V. Ferris-Prabhu,et al. Modeling the critical area in yield forecasts , 1985 .

[5] S. Wolf,et al. Silicon Processing for the VLSI Era , 1986 .

[6] J. Pineda de Gyvez. IC defect-sensitivity : theory and computational models for yield prediction , 1991 .

[7] Wojciech Maly. Prospects for WSI: a manufacturing perspective , 1992, Computer.

[8] M. E. Thomas,et al. Extraction of defect size distributions in an IC layer using test structure data , 1994 .

[9] Wojciech Maly,et al. Manufacturability analysis environment-MAPEX , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[10] Wojciech Maly,et al. Cost of Silicon Viewed from VLSI Design Perspective , 1994, 31st Design Automation Conference.

[11] Wojciech Maly,et al. Yield loss forecasting in the early phases of the VLSI design process , 1996, Proceedings of Custom Integrated Circuits Conference.