A reliability improved synchronous boost converter with spike suppression circuit

A reliability improved synchronous boost converter with spike suppression circuit is proposed in this paper. Compared with the traditional boost converter, a novel control circuit is designed to suppress the voltage spike at node SW during the dead time. In addition, the two main power switches could be avoided to operate in ON state during the transient process. Hence, both the reliability and the efficiency are improved. The converters with/without spike suppression circuit are designed and implemented in a 0.5 μm standard CMOS processes. The experimental results show that the voltage spike at node SW is reduced 43% when the load current is 0.5A, and the efficiency is improved at light load.

[1]  Dragan Maksimovic,et al.  Sensorless optimization of dead times in dc–dc converters with synchronous rectifiers , 2006, IEEE Transactions on Power Electronics.

[2]  Mladen Knezic,et al.  Power loss model for efficiency improvement of boost converter , 2011, 2011 XXIII International Symposium on Information, Communication and Automation Technologies.

[3]  Sung-Pah Lee,et al.  A high voltage half bridge gate driver with mismatch-insensitive dead-time generator , 2012, IEICE Electron. Express.

[5]  Igor M. Filanovsky,et al.  High speed DC-DC dead time architecture , 2015, IEICE Electron. Express.

[6]  Ke-Horng Chen,et al.  Dithering Skip Modulation, Width and Dead Time Controllers in Highly Efficient DC-DC Converters for System-On-Chip Applications , 2007, IEEE Journal of Solid-State Circuits.

[7]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[8]  Hoi Lee,et al.  An Efficiency-Enhanced DCM Buck Regulator With Improved Switching Timing of Power Transistors , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Tsz Yin Man,et al.  An Auto-Selectable-Frequency Pulse-Width Modulator for Buck Converters with Improved Light-Load Efficiency , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Henk Jan Bergveld,et al.  Survey and Benchmark of Fully Integrated Switching Power Converters: Switched-Capacitor Versus Inductive Approach , 2013, IEEE Transactions on Power Electronics.

[11]  Robert W. Erickson,et al.  Fundamentals of Power Electronics , 2001 .

[12]  Gyu-Hyeong Cho,et al.  Accurate Dead-Time Control for Synchronous Buck Converter With Fast Error Sensing Circuits , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[14]  Brad Lehman,et al.  Self-Driven Synchronous Rectification Scheme for Wide Range Application of DC/DC Converters with Symmetrically Driven Transformers , 2006 .