Hardware Implementation of HS1-SIV

Design of the hardware implementation of the CAESAR competition second round candidate, HS1-SIV, with regular cipher parameter settings is described in this paper. Given implementation of HS1-SIV cipher was developed in such a way to be conforming to the specification of the authenticated cipher as well as a hardware API. The implemented API is conforming to the specifications of the GMU Hardware API for authenticated ciphers. The VHDL implementation was synthesized using Xilinx XST High Level Synthesis for the target device Xilinx Virtex-7. We achieved a throughput over 120 Mbit/s utilizing area of 103,214 LUTs for the cipher implementation with the data length of the message and the associated data set at 64 bytes and the length of the key set at 32 bytes. Based on the performance results obtained hardware API overhead was calculated which is equal to 8% for 8-byte data length and 15% for 2048-byte data length when compared to the cipher-core.